

# Dirac-Source Diode with Sub-unity Ideality Factor

**Gyuhoo Myeong**

Korea Advanced Institute of Science and Technology

**Wongil Shin**

Korea Advanced Institute of Science and Technology

**Seungho Kim**

Korea Advanced Institute of Science and Technology

**Hongsik Lim**

Korea Advanced Institute of Science and Technology

**Boram Kim**

Korea Advanced Institute of Science and Technology

**Taehyeok Jin**

Korea Advanced Institute of Science and Technology

**Kyunghwan Sung**

Korea Advanced Institute of Science and Technology

**Jihoon Park**

Korea Advanced Institute of Science and Technology

**Michael Fuhrer**

Monash University <https://orcid.org/0000-0001-6183-2773>

**Kenji Watanabe**

National Institute for Materials Science <https://orcid.org/0000-0003-3701-8119>

**Takashi Taniguchi**

National Institute for Materials Science, Tsukuba, Ibaraki <https://orcid.org/0000-0002-1467-3105>

**Fei Liu**

Peking University

**Sungjae Cho** (✉ [sungjae.cho@kaist.ac.kr](mailto:sungjae.cho@kaist.ac.kr))

Korea Advanced Institute of Science and Technology <https://orcid.org/0000-0003-2547-095X>

---

## Article

**Keywords:** power consumption, low-power diode rectifier, density of states, low-power circuit technology

**Posted Date:** October 28th, 2021

**DOI:** <https://doi.org/10.21203/rs.3.rs-1008445/v1>

**License:**  This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

---

**Version of Record:** A version of this preprint was published at Nature Communications on July 26th, 2022. See the published version at <https://doi.org/10.1038/s41467-022-31849-5>.

## Dirac-Source Diode with Sub-unity Ideality Factor

Gyuhoo Myeong<sup>1†</sup>, Wongil Shin<sup>1†</sup>, Seungho Kim<sup>1</sup>, Hongsik Lim<sup>1</sup>, Boram Kim<sup>1</sup>, Taehyeok Jin<sup>1</sup>,  
Kyunghwan Sung<sup>1</sup>, Jihoon Park<sup>1</sup>, Michael S. Fuhrer<sup>2</sup>, Kenji Watanabe<sup>3</sup>, Takashi Taniguchi<sup>3</sup>,  
Fei Liu<sup>4\*\*</sup>, Sungjae Cho<sup>1\*</sup>

**An increase in power consumption necessitates a low-power circuit technology to extend Moore's law. Low-power transistors, such as tunnel field-effect transistors (TFETs)<sup>1-5</sup>, negative-capacitance field-effect transistors (NC-FETs)<sup>6</sup>, and Dirac-source field-effect transistors (DS-FETs)<sup>7-10</sup>, have been realised to break the thermionic limit of the subthreshold swing (SS). However, a low-power diode rectifier, which breaks the thermionic limit of an ideality factor ( $\eta$ ) of 1 at room temperature, has not been proposed yet. In this study, we have realised a DS diode, which exhibits a steep-slope characteristic curve, by utilising the linear density of states (DOSs) of graphene<sup>7</sup>. For the developed DS diode,  $\eta < 1$  for more than two decades of drain current with a minimum value of 0.8, and the rectifying ratio is large ( $> 10^5$ ). The realisation of a DS diode paves the way for the development of low-power electronic circuits.**

---

<sup>1</sup> Department of Physics, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea

<sup>2</sup> ARC Centre of Excellence in Future Low-Energy Electronics Technologies, and School of Physics and Astronomy, Monash University, Clayton, Victoria 3800, Australia

<sup>3</sup> National Institute for Materials Science, Namiki Tsukuba Ibaraki 305-0044, Japan

<sup>4</sup> Institute of Microelectronics, Peking University, Beijing, 100871, China

<sup>†</sup>These authors contributed equally to this work

\* Corresponding author, S. C, Email: [sungjae.cho@kaist.ac.kr](mailto:sungjae.cho@kaist.ac.kr)

\*\* Corresponding author, F. L, Email: [feiliu@pku.edu.cn](mailto:feiliu@pku.edu.cn)

Power consumption of integrated digital devices sets the ultimate limit to downscaling and Moore's Law<sup>11</sup>. Reducing power consumption has been thwarted by fundamental limits on the operating voltage set by thermionic emission<sup>12</sup>. For an ideal thermionic device the dependence of current  $I$  on voltage  $V$  is expressed through the subthreshold swing  $SS = [d\log(I)/dV]^{-1} = (k_B T/q)\log(10) \approx 60$  mV/dec at room temperature, where  $k_B T$  is the thermal energy and  $q$  is the elemental charge.

Two-dimensional (2D) van der Waals (vdW) materials<sup>13,14</sup> have been proposed for various schemes to overcome the thermionic limit ( $SS = 60$  mV/dec) of metal-oxide semiconductor field-effect transistors (MOSFETs) in nonconventional transistors such as TFETs, NC-FETs, and DS-FETs<sup>1-10</sup>. In particular, DS-FETs use the linear energy dispersion relationship of graphene, producing a super-exponential change in the DOS with energy<sup>15</sup>. As a result, DS-FETs have achieved a smaller  $SS$  than that of a MOSFET, with a large drive current<sup>7-10</sup>.

Integration of heterogeneous electronic components on a single low power-consumption platform is highly desirable to enable application such as the Internet of Things. Schottky diodes are important electronic components with low operation voltage and high current<sup>16</sup>, and have many useful applications such as rectifiers, mixers, selectors, switches, photo detectors and solar cells<sup>16</sup>. Although there has been considerable development of low-power transistors, steep slope diode (or diode) rectifiers that overcome the thermionic limit ( $\eta < 1$ ) of conventional diodes have not been proposed yet, but will be necessary for device integration with low-power transistors. Herein, we propose a DS diode as an essential element for low-power circuits. The DS injects cold electrons without a long thermal tail above the potential barrier in the channel (Fig S1). Our proposed DS diode consists of a graphene/MoS<sub>2</sub>/graphite heterojunction, where graphene acts as a cold electron injector, whereas the graphite/MoS<sub>2</sub> interface provides a Schottky barrier for rectification. The MoS<sub>2</sub> channel was chosen because of its high-gate tunability and mobility<sup>17</sup>. The minimum and average values of  $\eta$  for the DS

diode are 0.76 and less than 1 over more than two decades of current at room temperature, respectively, with a high rectifying ratio ( $> 10^5$ ).

The proposed DS diode device (Fig. 1a) consists of four components: (i) an n-type monolayer MoS<sub>2</sub> channel, (ii) a graphene DS neutral at a zero gate-voltage, (iii) a graphite drain-contact to form a Schottky barrier between the graphite and monolayer MoS<sub>2</sub> for electrical rectification with a bias voltage, and (iv) metal (back and top) gate electrodes to tune the Fermi levels of 2D materials. Two-dimensional van der Waals epitaxy was performed inside an Ar-filled glovebox until the heterostructure was encapsulated by hexagonal boron nitride (hBN) to avoid any contamination through air exposure or chemicals (Fig. S2). Unlike a metal contact, a graphite contact with the monolayer MoS<sub>2</sub> forms a non-reactive clean interface<sup>18</sup>, preventing Fermi-level pinning<sup>19</sup> (Fig. S3 and Fig. S4). The diode has a local top-gate and a global back-gate. The top gate only modulates the channel of the monolayer MoS<sub>2</sub> band, whereas the global back gate affects the graphene/MoS<sub>2</sub>/graphite heterostructure. The gate-dependent electrical measurements (Fig. S5) indicate that the Dirac point of hBN-encapsulated graphene not on MoS<sub>2</sub> is located at  $V_{BG} = 0$ , whereas the Dirac point of graphene on MoS<sub>2</sub> is located at  $V_{BG} \approx -18$  V because of the n-doping caused by the monolayer MoS<sub>2</sub><sup>20</sup>.

Fig. 1b presents the characteristic drain current ( $I_D$ ) versus bias voltage ( $V_{bias}$ ) curve for the DS diode at  $V_{BG} = -30$  V. At  $V_{BG} = -30$  V, the G1 and G2 regions of graphene are p-type. When a bias voltage is applied to the graphene, electrons are injected from the p-type graphene source to the graphite drain. The electrical measurements reveal a nearly Ohmic graphene/MoS<sub>2</sub> contact and a Schottky barrier of the graphite/MoS<sub>2</sub> contact (Fig. S6). When a negative back-gate voltage is applied, the Schottky barrier height increases, and the device current is mainly modulated by the Schottky barrier at the interface between the graphite and monolayer MoS<sub>2</sub>.

The performance of a Schottky diode is mainly characterised by two figures of merit. One is

the rectifying ratio, which refers to the ratio between the on and off currents ( $R = \frac{I_{on}}{I_{off}}$ ), whereas the other is  $\eta$ , which is the slope representing the change in drain current with a bias voltage and can be obtained from the following Schottky diode equation:

$$I_D = I_S(1 - e^{qV_{bias}/\eta k_B T}), \quad (1)$$

where  $q$  is the elementary charge,  $V_{bias}$  is the applied bias voltage,  $\eta$  is the ideality factor,  $k_B$  is the Boltzmann constant,  $T$  is the temperature, and  $I_D$  and  $I_S$  are the drain and leakage currents, respectively. Eqn (1) corresponds to  $SS = (\eta k_B T/e) \log(10)$  hence values  $\eta < 1$  correspond to  $SS$  below the thermionic limit. The characteristic curve at a negative gate voltage in Fig. 1b exhibits rectification behaviour with  $\eta < 1$  observed over more than two decades of drain current, a minimum  $\eta$  of 0.76, and a large rectifying ratio ( $> 10^5$ ).

To explore the switching mechanism of DS diode, we developed analytical formula for ideality factor and performed numerical device simulations (See supplementary materials 7). Both the two methods show that the ideality factor less than 1 is obtained in DS diode due to the linear density of states of graphene. The switching slope of a diode is determined by the energy-dependent current density injected from an electrode, which is related to DOS and the distribution function. Graphene has a linear energy-dependent electronic DOS near the Dirac point, which is different from conventional metals with a constant DOS around the Fermi level. Therefore, the thermal tail of the Boltzmann distribution function is suppressed by the Dirac point tuned to the off-state region by doping. Namely, as the bias voltage is decreased on the graphene electrode as shown in Fig. 1c, the part of current density related to the distribution function is increased exponentially similar as conventional metals, which results in the ideal factor limit of 1. While, the injected DOS over the top of channel barrier is also increased linearly from off-state to on-state, as shown in Fig. 1c. Therefore, current is increased super-exponentially and the ideal factor below 1 is obtained in the diode with graphene electrode as the injection source.

Therefore, the switching slope of a diode, i.e.,  $\eta < 1$ , is obtained in the diode with a graphene electrode as the cold electron injection source because of the linear DOS of the DS. Detailed simulation results are presented in Fig. S7. Quantum transport simulations show that DS diode has promising device performance. The ideality factor as small as 0.69 is obtained in the simulated DS diode and is less in 1 in more than five decades of current at room temperature. The on-state current is larger than  $10^3 \mu\text{A}/\mu\text{m}$  and the rectifying ratio is over  $10^7$ .

Fig. 2a presents the  $I_D$ - $V_{\text{bias}}$  characteristic curve of the DS diode at different back-gate voltages. For the proposed DS diode to work as a diode, an asymmetric Schottky barrier height between the source and drain is necessary<sup>21-24</sup>. To satisfy this condition, we placed asymmetric graphene and graphite contacts with the monolayer MoS<sub>2</sub> channel with gates. Without gate modulation, graphene has a work function of 4.3–4.7 eV from a monolayer to a few layers<sup>25-27</sup>. Because the work function of graphene ( $\sim 4.3$  eV) does not differ significantly from the electron affinity of MoS<sub>2</sub> ( $\sim 4.2$  eV)<sup>28-31</sup>, the Schottky barrier height at the graphene/MoS<sub>2</sub> interface is negligible, compared to the Schottky barrier height at the graphite/MoS<sub>2</sub> interface. This also indicates that the Dirac point of pristine graphene is located near the conduction band edge of MoS<sub>2</sub>. Fig. S8 indicates that the graphene/MoS<sub>2</sub> device shows an almost Ohmic IV curve, whereas graphite/MoS<sub>2</sub> does not show an Ohmic IV curve at room temperature. Fig. 2a shows that as the gate voltage decreases, the rectification behaviour becomes dominant at negative gate voltages. As the back-gate voltage exceeds  $V_{\text{BG}} > 0$ , non-diode  $I_D$ - $V_{\text{bias}}$  characteristic curves appear.

To clarify the origin of the gate-dependent modulation of the  $I_D$ - $V_{\text{bias}}$  characteristic curves, we measured the modulation of the Schottky barrier height with back-gate voltages from the activation energy in the reverse bias regime. The Schottky diode equation (Eq. 1) can be rewritten as

$$I_D = AA^*T^\alpha e^{-q\Phi_B/k_B T} \left( 1 - e^{\frac{qV_{\text{bias}}}{\eta k_B T}} \right), \quad (2)$$

where  $A$  is the area of the Schottky junction,  $A^*$  is the Richardson constant,  $\alpha = 3/2$  is an exponent for a two-dimensional semiconducting system<sup>32</sup>,  $k_B$  is the Boltzmann constant,  $q$  is the elementary charge,  $T$  is the temperature, and  $\Phi_B$  is the Schottky barrier height. When a large negative bias in absolute value is applied, i.e.,  $e^{qV_{bias}/k_B T} \approx 0$ , the saturated drain current is proportional to  $T^{3/2} e^{-q\Phi_B/k_B T}$ . The inset of Fig. S4a shows a plot of  $\ln(I_{sat}/T^{3/2})$  versus  $1/k_B T$  in the reverse bias saturation regime ( $V_{bias} = +1$  V). We extract  $\Phi_B$  for a given  $V_{BG}$  from the slope of each curve. Fig. S4a shows the Schottky barrier height obtained from the slope of each curve in the inset of Fig. S4a. As shown in Fig. S4b, in the highly positive  $V_{BG}$  regime, the device shows an almost linear  $I_D$ - $V_{bias}$  curve, exhibiting nearly Ohmic contact behaviour (negligible Schottky barriers on both sides of the contacts, graphene and graphite with MoS<sub>2</sub>). The adjustable Schottky barrier height with gate voltage indicates that Fermi-level pinning does not exist at the interface between graphite and monolayer MoS<sub>2</sub>. This absence of Fermi-level pinning is owing to the defect- and disorder-free interface between two-dimensional materials, graphite and monolayer MoS<sub>2</sub><sup>18,19</sup>.

To prove that the proposed diode is operated via cold carrier injection from a graphene DS at negative back-gate voltages, we measured the SS to determine if it showed sub-thermionic values. Fig. S8a shows the characteristic  $I_D$  versus top-gate voltage ( $V_{TG}$ ) transfer curve under the working conditions of the DS-FET, i.e.,  $V_{BG} < -18$  V, where both the G1 and G2 regions of graphene are p-type. When we apply  $V_{BG} = -20$  V, graphene regions G1 and G2 become heavy and slightly p-type, respectively. When the top gate placed on the MoS<sub>2</sub> channel is swept from the off state to the on state, the DOS of the graphene increases according to the band diagram presented in Fig. S8c, thereby operating as a DS-FET. As shown in Fig. S8b, the SS value of the device is less than 60 mV/dec, which indicates that the proposed diode acts as a DS-FET owing to the linear energy dispersion relationship of the graphene-source electrode, resulting in a super-exponential change in the DOS. Both DS-FET and DS diode have the same origin



for  $SS < 60$  mV/dec and  $\eta < 1$ .

Fig. 3 shows the  $I_D$ - $V_{\text{bias}}$  characteristic curve in the steep-slope diode regime at  $V_{\text{BG}} = -15$ ,  $-30$ , and  $-45$  V, where the graphene is p-doped. At  $V_{\text{BG}} = -15$  V, region G1 is p-type and region G2 is slightly n-type doped. However, as the negative bias voltage is applied, the top of the Schottky barrier is located at a valence band of graphene region G2. At  $V_{\text{BG}} < -15$  V, both regions G1 and G2 are p-type. In all the regimes at  $V_{\text{BG}} = -15$ ,  $-30$ , and  $-45$  V, where the top of the Schottky barrier is located below the Dirac point of graphene regions G1 and G2,  $\eta$  of the device is less than 1 in more than two decades of current owing to the cold charge injection from the DS at a forward bias ( $V_{\text{bias}} < 0$ ). The minimum  $\eta$  that we measured in one decade of current is 0.76. The red dotted line in Fig. 3 is an ideal diode curve ( $\eta = 1$ ) in the forward bias direction. The DS diodes in these gate-voltage regions show rectification ratios exceeding  $10^5$  at  $V_{\text{BG}} = -15$  V (more than  $10^4$  when  $V_{\text{BG}} = -30$  V and more than  $10^3$  when  $V_{\text{BG}} = -45$  V). We note that the device leakage current level is limited by the leakage currents ( $\sim 50$  pA) from the measurement equipment (Fig. S9b). Therefore, the reverse bias leakage current level from the diode should be lower than the measured values.

In conclusion, we successfully demonstrated the first DS diode that operates based on cold charge injection from a graphene source owing to the linear DOS and a Schottky barrier at the interface between graphite and monolayer MoS<sub>2</sub>. As the linear DOS of the injected charges from p-type graphene over the top of the Schottky barrier between graphite and n-type monolayer MoS<sub>2</sub> increases linearly from reverse to forward bias, an ideal factor below 1 is obtained in the diode with a graphene electrode as the injection source. Using gate modulation of the Schottky barrier height of the graphite/MoS<sub>2</sub> junction, gradual switching between the diode and non-diode behaviours was also observed. The fabricated DS diode presents a minimum  $\eta$  as low as 0.76 in one decade of current, and it remains less than 1 for more than two decades of current at room temperature, with a high rectifying ratio exceeding  $10^5$ .

Additionally, the device shows  $SS < 60$  mV/dec for the same origin as that for  $\eta < 1$ . The realisation of a steep-slope DS diode paves the way for the development of low-power circuit elements and energy-efficient circuit technology.

## Methods

### Device fabrication

We first prepared monolayer MoS<sub>2</sub>, graphene, graphite, and hBN flakes on a 90 nm Si/SiO<sub>2</sub> wafer via mechanical exfoliation from bulk crystals in an Ar-filled glove box ( $< 0.1$  ppm of H<sub>2</sub>O and O<sub>2</sub>) to maintain clean surfaces and prevent contamination from air exposure. Monolayer MoS<sub>2</sub> and graphene were identified using the optical contrast and Raman spectroscopy. Each piece was picked up using a standard dry transfer method with a polydimethylsiloxane (PDMS) stamp covered with a polycarbonate (PC) film and transferred onto a 285-nm wafer. The PC film was washed with chloroform, acetone, and isopropyl alcohol (IPA). Then, standard e-beam lithography and CF<sub>4</sub>/O<sub>2</sub> plasma etching, followed by e-beam deposition, were used to place electrical contacts on the vdW layers. Additional e-beam lithography and deposition were performed to place the gate electrode (Fig. S2).

### Measurement

To obtain a transfer curve, we performed DC measurements from room temperature to high temperatures in a home-built measurement vacuum chamber. Yokogawa 7651 and Keithley 2400 were used to bias the DC voltages to the source and gate electrodes. A DDPCA-300 preamplifier was used to amplify the drain current ( $\times 10^6$ ) and convert it to a voltage, and this signal was measured using a Keithley 2182a nanovoltmeter (Fig. S8a).

## Acknowledgments

We thank J. Lee for helpful discussions. S. C. acknowledges support from Korea NRF (Grant Nos. 2019M3F3A1A03079760, 2020M3F3A2A01081899, and 2020R1A2C2100258). F.L. acknowledges support from NSFC (Grant No. 61974003) and the 111 Project (Grant No. B18001). M.S.F. acknowledge support from the ARC (CE17010039).

## Author contributions

S. C. conceived and supervised the project. G.M and W.S. fabricated devices and performed measurements. K.W. and T.T. grew high-quality hBN single crystals. S.K., J. P., K. S., H.L., B.K., and T.J. assisted high-temperature transport measurements. F.L. developed the theoretical model and performed device simulations. S. C., G.M., W.S., M.S.F., and F.L. analyzed the data. S.C. and G.M. wrote the manuscript. All the authors contribute to editing the manuscript.

## Competing interests

The authors declare no competing financial interests.

## References

1. Sarkar, D. *et al.* A subthermionic tunnel field-effect transistor with an atomically thin channel. *Nature* **526**, 91-95 (2015). [10.1038/nature15387](https://doi.org/10.1038/nature15387)
2. Kim, S. *et al.* Thickness-controlled black phosphorus tunnel field-effect transistor for low power switches. *Nat. Nanotechnol.* **15**, 203-206 (2020). [10.1038/s41565-019-0623-7](https://doi.org/10.1038/s41565-019-0623-7)
3. Kim, S. *et al.* Monolayer Hexagonal Boron Nitride Tunnel Barrier Contact for High Performance Heterojunction Tunnel Field-Effect Transistors. *Nano Lett.* **20**, 5, 3963-3969


(2020) [10.1021/acs.nanolett.0c01115](https://doi.org/10.1021/acs.nanolett.0c01115)

4. Vandenberghe, W. G. *et al.* Figure of merit for and identification of sub-60mV/decade devices. *Appl. Phys. Lett.* **102**, 013510 (2013). [10.1063/1.4773521](https://doi.org/10.1063/1.4773521)
5. Ionescu, A. M. *et al.* Tunnel field-effect transistors as energy-efficient electronic switches. *Nature* **479**, 329-337 (2011). [10.1038/nature10679](https://doi.org/10.1038/nature10679)
6. Wang, X. *et al.* Van der Waals negative capacitance transistors. *Nat. Commun.* **10**, 3037 (2019). [10.1038/s41467-019-10738-4](https://doi.org/10.1038/s41467-019-10738-4)
7. Qiu, C. *et al.* Dirac-source field-effect transistors as energy-efficient, high-performance electronic switches. *Science* **361**, 387-392 (2018). [10.1126/science.aap9195](https://doi.org/10.1126/science.aap9195)
8. Xiao, M. *et al.* n-type Dirac-source field-effect transistors based on a graphene/carbon nanotube heterojunction. *Adv. Electron. Mater.* **6**, 7, 2000258 (2020). [10.1002/aelm.202000258](https://doi.org/10.1002/aelm.202000258)
9. Tang, Z. *et al.* A steep-slope MoS<sub>2</sub>/graphene Dirac-source field-effect transistor with a large drive current. *Nano Lett.* **21**, 1758-1764 (2021). [10.1021/acs.nanolett.0c04657](https://doi.org/10.1021/acs.nanolett.0c04657)
10. Liu, M. *et al.* Two-Dimensional cold electron transport for steep-slope transistors. *ACS Nano* **15**, 5762-5772 (2021). [10.1121/acsnano.1c01503](https://doi.org/10.1121/acsnano.1c01503)
11. Mack, C. A. Fifty Years of Moore's Law. *IEEE Trans. Semicond. Manuf.* **24**, 202-207 (2011). [10.1109/TSM.2010.2096437](https://doi.org/10.1109/TSM.2010.2096437)
12. Szkopek, T. *et al.* Suspended graphene electromechanical switches for energy efficient electronics. *Prog. Quantum Electron.* **76**, 100315 (2021). [10.1016/j.pquantelec.2020.100315](https://doi.org/10.1016/j.pquantelec.2020.100315)
13. Liu, Y. *et al.* Van der Waals heterostructures and devices. *Nat. Rev. Mater.* **1**, 16042 (2016). [10.1038/natrevmats.2016.42](https://doi.org/10.1038/natrevmats.2016.42)
14. Fiori, G. *et al.* Electronic based on two-dimensional materials. *Nat. Nanotechnol.* **9**, 768-779 (2014). [10.1038/nnano.2014.207](https://doi.org/10.1038/nnano.2014.207)


15. Wallace, P. R. The band theory of graphite. *Phys. Rev.* **71**, 622-634 (1947).  
[10.1103/PhysRev.71.622](#)
16. Di Bartolomeo, **606**, 1 (2016). [10.1016/j.physrep.2015.10.003](#)
17. Radisavljevic, B. *et al.* Single-layer MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* **6**, 147-150 (2011). [10.1038/nnano.2010.279](#)
18. Liu, Y. *et al.* Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions. *Nature.* **557**, 696-700 (2018). [10.1038/s41586-018-0129-8](#)
19. Liu, Y., Stradins, P. & Wei, S.-H. Van der Waals metal-semiconductor junction: weak Fermi level pinning enables effective tuning of Schottky barrier. *Sci. Adv.* **2**, 1600069 (2016).  
[10.1126/sciadv.1600069](#)
20. Sachs, B. *et al.* Doping mechanisms in graphene-MoS<sub>2</sub> hybrids. *Appl. Phys. Lett.* **103**, 251607 (2013). [10.1063/1.4852615](#)
21. LaGasse, S. W. *et al.* Gate-Tunable Graphene-WSe<sub>2</sub> Heterojunctions at the Schottky-Mott Limit. *Adv. Mater.* **31**, 24, 1901392 (2019). [10.1002/adma.201901392](#)
22. Chiquito, A. J. *et al.* Back-to-back Schottky diodes: the generalization of the diode theory in analysis and extraction of electrical parameters of nanodevices. *J. Phys.: Condens. Matter* **24**, 225303 (2012). [10.1088/0953-8984/24/22/225303](#)
23. Jaiswal, H. N. *et al.* Diode-Like Selective Enhancement of Carrier Transport through a Metal-Semiconductor Interface Decorated by Monolayer Boron Nitride. *Adv. Mater.* **32**, 2002716 (2020). [10.1002/adma.202002716](#)
24. Wang, Z. *et al.* Extraction and Analysis of the Characteristic Parameters in Back-to-Back Connected Asymmetric Schottky diode. *Phys. Status Solidi A* **217**, 1901018 (2020).  
[10.1002/pssa.201901018](#)
25. Rut'kov, E. V., Afanas'eva, E. Y. & Gall, N. R. Graphene and graphite work function depending on layer number on Re. *Diamond Relat. Mater.* **101**, 107576 (2020).

[10.1016/j.diamond.2019.107576](https://doi.org/10.1016/j.diamond.2019.107576)

26. Yan, R. *et al.* Determination of graphene work function and graphene-insulator-semiconductor band alignment by internal photoemission spectroscopy. *Appl. Phys. Lett.* **101**, 022105 (2012). [10.1063/1.4734955](https://doi.org/10.1063/1.4734955)
27. Yu, Y. J. *et al.* Tuning the graphene work function by electric field effect. *Nano Lett.* **9**, 3430-3434 (2009). [10.1021/nl901572a](https://doi.org/10.1021/nl901572a)
28. Kang, J., Tongay, S., Zhou, J., Li, J. B. & Wu, J. Q. Band offsets and heterostructures of two-dimensional semiconductors. *Appl. Phys. Lett.* **102**, 012111 (2013).  
[10.1063/1.4774090](https://doi.org/10.1063/1.4774090)
29. Liang, Y., Huang, S., Soklaski, R. & Yang, L. Quasiparticle band-edge energy and band offsets of monolayer of molybdenum and tungsten chalcogenides. *Appl. Phys. Lett.* **103**, 042106 (2013). [10.1063/1.4816517](https://doi.org/10.1063/1.4816517)
30. Hughes, H. P. & Starnberg, H. I. *Electron Spectroscopies Applied to Low-Dimensional Materials* (Berlin: Springer, 2000)
31. Gong, C. *et al.* Band alignment of two-dimensional transition metal dichalcogenides: Application in tunnel field effect transistors. *Appl. Phys. Lett.* **103**, 053513 (2013).  
[10.1063/1.4817409](https://doi.org/10.1063/1.4817409)
32. Chen, J. R. *et al.* Control of Schottky barriers in single layer MoS<sub>2</sub> transistors with ferromagnetic contacts. *Nano Lett.* **13**, 3106-3110 (2013). [10.1021/nl4010157](https://doi.org/10.1021/nl4010157)




**Figure 1.** **a** Schematic image of graphene/MoS<sub>2</sub>/graphite heterojunction diode. We used graphene as a source and graphite as a drain. The graphene source can be divided into two regions, G1, which is outside MoS<sub>2</sub>, and G2, which is on MoS<sub>2</sub>. **b** Characteristic  $I_D$ - $V_{\text{bias}}$  curve in our device, which exhibits  $\eta = 0.76$  in 1 decade of current and an average  $\eta < 1$  in more than two decades of current. The rectifying ratio of our device is larger than  $10^5$ . **c** Band diagram of DS Schottky diode, which explains the working principle of cold electron injection from graphene.



**Figure 2. Characteristic  $I_D$ - $V_{\text{bias}}$  curve for various  $V_{\text{BG}}$  and its band diagram. a** Characteristic  $I_D$ - $V_{\text{bias}}$  curve in the range of  $V_{\text{BG}} = -45 \sim +45$  V. As  $V_{\text{BG}}$  decreases, change from non-diode to diode behaviour is observed. **b** Band diagram when  $V_{\text{BG}} < 0$  (diode regime). Owing to the larger work function of graphite than that of graphene, the device becomes a graphite/MoS<sub>2</sub>-interface Schottky barrier-dominant Schottky diode. **c** Band diagram when  $V_{\text{BG}} > 0$  (non-diode regime). Owing to the weak Fermi-level pinning between the 2D metal and MoS<sub>2</sub>, the Schottky barrier height of the graphite/MoS<sub>2</sub> interface can be modulated. As  $V_{\text{BG}}$  increases, the work function of graphite decreases, and the Schottky barrier height of the graphite/MoS<sub>2</sub> interface decreases.





**Figure 3. Slopes of DS Schottky diode versus ideal diode and recorded ideality factor in 2D vdW material-based diode.** Comparison of slopes between the proposed DS Schottky diode and an ideal diode. Black and red dotted data represent those of the DS Schottky diode and an ideal diode, respectively. The DS Schottky diode exhibits an average  $\eta$  of 1 for 2.2, 2.6, and 2.5 decades when  $V_{BG} = -15$ ,  $-30$ , and  $-45$  V, respectively.

## Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [SIDiracsourcediodedraft1stsubmission.docx](#)