

# Three-Dimensionally and Stackable C-Axis-Aligned Crystalline Indium-Gallium-Zinc Oxide Field-Effect Transistor with Gate Length of 6.8-nm

Hitoshi Kunitake (✉ [hk1372@sel.co.jp](mailto:hk1372@sel.co.jp))

Semiconductor Energy Laboratory Co., Ltd. <https://orcid.org/0000-0003-1187-4590>

**Kazuki Tsuda**

Semiconductor Energy Laboratory Co., Ltd.

**Satoru Saito**

Semiconductor Energy Laboratory Co., Ltd.

**Naoki Okuno**

Semiconductor Energy Laboratory Co., Ltd.

**Masahiro Takahashi**

Semiconductor Energy Laboratory Co., Ltd.

**Masashi Oota**

Semiconductor Energy Laboratory Co., Ltd.

**Toshiki Hamada**

Semiconductor Energy Laboratory Co., Ltd.

**Yoshinobu Asami**

Semiconductor Energy Laboratory Co., Ltd.

**Hiromi Sawai**

Semiconductor Energy Laboratory Co., Ltd.

**Motomu Kurata**

Semiconductor Energy Laboratory Co., Ltd.

**Toshiya Endo**

Semiconductor Energy Laboratory Co., Ltd.

**Kentaro Sugaya**

Semiconductor Energy Laboratory Co., Ltd.

**Masaru Nakano**

Semiconductor Energy Laboratory Co., Ltd.

**Ryota Hodo**

Semiconductor Energy Laboratory Co., Ltd.

**Shinya Sasagawa**

Semiconductor Energy Laboratory Co., Ltd.

**Toshikazu Ono**

Semiconductor Energy Laboratory Co., Ltd.

**Tsutomu Murakawa**

Semiconductor Energy Laboratory Co., Ltd.

**Masahiro Wakuda**

Semiconductor Energy Laboratory Co., Ltd.

**Shunpei Yamazaki**

Semiconductor Energy Laboratory Co., Ltd.

---

**Article**

**Keywords:**

**Posted Date:** January 19th, 2022

**DOI:** <https://doi.org/10.21203/rs.3.rs-1215280/v1>

**License:**  This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

---

# Three-Dimensionally and Stackable C-Axis-Aligned Crystalline Indium-Gallium-Zinc Oxide Field-Effect Transistor with Gate Length of 6.8 nm

H. Kunitake, K. Tsuda, S. Saito, N. Okuno, M. Takahashi, M. Oota, T. Hamada, Y. Asami, H. Sawai, M. Kurata, T. Endo, K. Sugaya, M. Nakano, R. Hodo, S. Sasagawa, T. Ono, T. Murakawa, M. Wakuda, and S. Yamazaki

1  
2 *Abstract*— Hardware is required to be further  
3 miniaturized aiming at advancement of the  
4 Internet of things and artificial intelligence.  
5 Widely used Si transistors, which have  
6 achieved miniaturization on the order of  
7 10 nm, are apparently difficult to further  
8 miniaturize, and stacking techniques have  
9 been developed as a breakthrough. Our  
10 IGZO FETs have a gate length of 6.8 nm or  
11 less owing to the wide band gap of IGZO and  
12 an optimized transistor structure, and can be  
13 highly integrated by a contact formation  
14 technique.

## INTRODUCTION

15  
16 In the history of advancement of  
17 complementary-metal-oxide-semiconductor  
18 (CMOS) technologies, conventional

19 miniaturized planar field-effect transistors  
20 (FETs), especially 32/28 nm node devices  
21 and smaller ones, have already reached the  
22 limits of accuracy of patterning, and many  
23 studies have examined FETs having three-  
24 dimensional (3D) gate structures such as Fin  
25 FETs and gate-all-around (GAA) transistors,  
26 rather than planar FETs [1–2] (Fig. 1). For  
27 higher integration, higher performance, and  
28 lower power consumption, techniques for  
29 three-dimensionally stacking FETs have  
30 been actively studied. In such 3D stacking  
31 techniques, including monolithic stacking  
32 and bonding, reducing the footprint of  
33 devices formed in each layer is important for  
34 improving the degree of integration;  
35 accordingly, the technology node and the  
36 degree of integration of the devices  
37 fabricated in a back-end-of-line (BEOL)





Fig. 1 | Changes in channel length ( $L_{ch}$ ) or gate length ( $L_g$ ) in SiFET, MoS<sub>2</sub> FET, and IGZO FET

38 process are expected to be as close to those  
39 of the most advanced Si CMOS circuit as  
40 possible. As materials and techniques for  
41 stacking FETs over a CMOS circuit, carbon  
42 nanotubes, two-dimensional materials,  
43 polycrystalline Si, and bonding have been  
44 proposed, for example [3]. However, a  
45 technique which fulfills all the requirements,  
46 including a low-temperature process  
47 applicable to a BEOL process, a technology  
48 node close to that of a Si CMOS circuit [5–  
49 6], excellent on/off characteristics, and lower  
50 power consumption, is under development.

51 As one response to these technical needs,  
52 Indium–gallium–zinc oxide (IGZO), have  
53 been attracting attention. IGZO typically has  
54 a wider band gap ( $E_g > 3$  eV) than Si  
55 ( $E_g = 1.1$  eV), and is a promising material for  
56 enabling low-power devices which cannot be  
57 obtained only with Si. IGZO has been often  
58 used mainly for ultra-low-power displays [9–  
59 11]. Because IGZO FET can be stacked  
60 monolithically over a Si CMOS circuit by a  
61 low-temperature process ( $< 450^\circ\text{C}$ ), various  
62 applications of IGZO as a channel material  
63 for low-power devices have been reported  
64 [12–17]. Of several types of IGZO, *c*-axis-  
65 aligned-crystalline IGZO (CAAC-IGZO)  
66 which has high crystallinity only in the *c*-axis  
67 direction has been getting attention because  
68 of its unique crystal structure and high  
69 thermal and structural stability as well as  
70 ease of sputter deposition [18–19]. In recent  
71 years, miniaturization of IGZO FETs has  
72 also been actively studied with their  
73 application to LSI in view [20–21]. However,  
74 when the thickness of a gate insulating film  
75 (GI) is reduced according to the scaling law  
76 along with miniaturization of the FET, GI  
77 leakage might increase to make the IGZO  
78 FET compromise its advantage, the low  
79 power consumption [22–23]. Furthermore,  
80 the carrier concentrations in source, channel,  
81 and drain regions are required to be  
82 adequately controlled in short channel FETs  
83 [24]; however,  $V_{\text{OH}}$ , which is a defect  
84 generated by bonding of remaining  
85 hydrogen to an oxygen vacancy ( $V_{\text{O}}$ ) to  
86 serve as a donor source in an IGZO film [25],

87 is diffused to react in IGZO by thermal  
88 budget. Thus, in short channel FETs, a short  
89 circuit easily occurs in an  $n^+$  region between  
90 the source and drain electrodes, which  
91 hinders achieving adequate on/off  
92 characteristics. It is accordingly important to  
93 develop a devised process capable of  
94 controlling distribution of  $V_{\text{O}}$  and hydrogen  
95 so that short channel FETs can be fabricated  
96 using IGZO in their channel layers. In this  
97 article, we fabricated a miniaturized IGZO  
98 FET having a trench-gate-self-aligned  
99 (TGSA) structure by a low-temperature  
100 process ( $< 450^\circ\text{C}$ ) [26–27]. Cross-sectional  
101 scanning transmission electron microscope  
102 (STEM) observation showed that the  
103 fabricated CAAC-IGZO FET had a gate  
104 electrode length ( $L_g$ ) of 6.8 nm and a channel  
105 width ( $W$ ) of 32.1 nm. As a fabrication  
106 process of CAAC-IGZO FETs, we developed  
107 a process in which oxygen is selectively  
108 supplied to only the channel region to form a  
109 junctionless transistor having  $n^+/n^-/n^+$   
110 regions between the source and drain  
111 electrodes. The amount of carriers  
112 accumulated in the channel region can be  
113 controlled by a top gate electrode, which  
114 covers a channel side wall as in a Fin FET.  
115 IGZO FETs are of an accumulation type and  
116 thus have a small characteristics length  
117 between the source/drain and the channel  
118 [28]. As a result, when including IGZO, even  
119 a junctionless, short channel FET in which  
120 the Fermi level only slightly differs between  
121 the source/drain and the channel can more  
122 easily achieve a high on/off ratio than  
123 inversion SiFETs. A bottom gate electrode is  
124 provided under the channel separately from  
125 the top gate electrode in our FET; thus, the  
126 threshold voltage ( $V_{\text{th}}$ ) can be adjusted to a  
127 desired value by changing the bottom gate  
128 voltage ( $V_{\text{bs}}$ ). The IGZO FETs having these  
129 features are less likely to be affected by short  
130 channel effects [29] and thus our process  
131 should be the key to contributing to further  
132 miniaturization.

133



**Fig. 2 | Data on various fundamental physical properties of IGZO. (a)** Relation between the carrier concentration and the Fermi level, which was calculated from  $n = N_c \exp((E_f - E_c) / k_B T)$  where  $n$  represents the carrier concentration,  $N_c$  represents the density of state in the conduction band (set to  $5 \times 10^{18} / \text{cm}^3$ ),  $E_f$  represents the Fermi level,  $E_c$  represents the energy at the conduction band minimum,  $k_B$  represents the Boltzmann constant, and  $T$  represents absolute temperature (set to 300 K). **(b)** A schematic cross-sectional diagram of a CAAC-IGZO FET in the  $L_{ch}$  direction and a schematic band offset diagram of the conduction band in the same direction. **(c)** A phase diagram of IGZO. A, B, C, and D are in order of increasing In richness. **(d)** Optical band gaps of IGZO with the compositions A, B, C, and D. **(e)** Carrier concentrations in CAAC-IGZO thin films after annealing in an oxygen atmosphere. The carrier concentration of the CAAC-IGZO films had been increased by  $\text{Vo}$  and  $\text{VoH}$  formation.

## 134 PHYSICAL PROPERTIES OF CRYSTALLINE IGZO

135 Despite being oxides, IGZO, ZnO, and other  
 136 materials have the properties of  
 137 semiconductors. The carrier type of many  
 138 kinds of oxide semiconductor is an n-type.  
 139 Although p-type oxide semiconductor has  
 140 also been studied, their performance is  
 141 inferior to n-type oxide semiconductor [30].

142 Device simulation results of IGZO FETs  
 143 have already revealed that FET  
 144 characteristics with a high on/off ratio can be  
 145 obtained when the donor concentration in a  
 146 channel region of an IGZO film is kept at  
 147 approximately  $10^{16} / \text{cm}^3$  to  $10^{17} / \text{cm}^3$  or  
 148 lower [31]. For example, the Fermi level ( $E_c -$   
 149  $E_f$ ) when the carrier concentration is  
 150  $10^{16} / \text{cm}^3$  is approximately 0.2 eV, indicating  
 151  $n^-$ -type conductivity. In a short channel FET,  
 152 even in the case where the channel region

153 has a low carrier concentration, the  
 154 conduction band minimum of the channel  
 155 region is lowered by the conduction band  
 156 lowering effect, so that a conduction band  
 157 offset between the source/drain region and  
 158 the channel region is reduced [32].  
 159 Accordingly, an FET including IGZO can be  
 160 regarded as a junctionless accumulation  
 161 transistor with an  $n^+/n^-/n^+$  structure in which  
 162 the channel region is of an  $n^-$  type and the  
 163 source and drain regions are of an  $n^+$  type  
 164 (Figs. 2(a) and 2(b)).

165 The band gap of IGZO is slightly  
 166 dependent on its composition, i.e., In: Ga: Zn  
 167 ratio, but is approximately larger than 3 eV  
 168 when the In: Ga: Zn ratio is around 1:1:1 or  
 169 the Ga ratio is higher than that in the  
 170 composition In: Ga: Zn = 1:1:1  
 171 (Figs. 2(c) and 2(d)). Because of such a  
 172 wide band gap, an CAAC-IGZO FET has a


173 high breakdown voltage and other features,  
174 a notable one of which is an extremely low  
175 off-state current. Typical FETs can have an  
176 increased current amount by having an  
177 increased  $W$ , whereas CAAC-IGZO FETs  
178 cannot have an off-state current above the  
179 lower detection limit of a usual parameter  
180 analyzer even when the  $W$  is extremely large.  
181 In some reports, a circuit dedicated for  
182 measuring the low off-state current was  
183 fabricated to reveal an extremely low off-  
184 state current of an CAAC-IGZO FET [33].  
185 Such low-off-state-current characteristics  
186 have been observed in miniaturized CAAC-  
187 IGZO FETs as well [34]. By including FETs  
188 with the above feature, memory devices can  
189 retain data for a long time.

190 As an origin of donor states in IGZO,  $V_O$   
191 in which hydrogen is bonded to  $V_O$  has been  
192 reported [25]. Oxygen and hydrogen are  
193 respectively a constituent element and a  
194 ubiquitous element and are thus very hard to  
195 control. Accordingly, controlling the amounts  
196 of hydrogen and oxygen around IGZO is of  
197 importance. By contrast, a metal in contact  
198 with IGZO needs to avoid getting oxidized  
199 [24]. Blocking hydrogen by surrounding an  
200 CAAC-IGZO FET with  $SiN_x$  or the like has  
201 been reported to increase the reliability [35].  
202 In an FET fabrication process,  $V_O$  and  $V_OH$   
203 are inevitably formed in IGZO of the channel  
204 region to increase the carrier concentration.  
205 In such a case, supplying oxygen to IGZO of  
206 the channel region can cure  $V_O$  and  $V_OH$   
207 to reduce the carrier concentration. Fig. 2(e)  
208 shows experimental results plainly indicating  
209 that annealing in an oxygen atmosphere can  
210 reduce the carrier concentration of an IGZO  
211 thin film which has been increased by  $V_O$  and  
212  $V_OH$  formation. Since controlling the carrier  
213 concentration in the channel region by  
214 oxygen annealing is not practical in a  
215 miniaturized CAAC-IGZO FET, we have  
216 developed a structure and a method in which  
217 oxygen is selectively supplied to only the  
218 channel region to reduce the carrier  
219 concentration in the channel region to an  
220 adequate level.

## 221 FIN STRUCTURE WITH BOTTOM GATE

222 In this study, we fabricated a CAAC-IGZO  
223 FET having a bottom gate electrode by a  
224 TGSA gate last process (Fig. 3(a)) [26-27].  
225 The CAAC-IGZO FET had an  $L_g$  of 6.8 nm.  
226 As a channel material of the FET, 15-nm-  
227 thick CAAC-IGZO with  $c$ -axis aligned  
228 crystallinity was formed. A buffer layer was  
229 formed under CAAC-IGZO to block diffusion  
230 of oxygen from a bottom gate insulating film  
231 (BGI). As the source and drain electrodes,  
232  $TaN_x$  was deposited by a sputtering method.  
233  $TaN_x$  has a higher compressive stress than  
234 CAAC-IGZO [24]. This compressive stress  
235 causes distortion in CAAC-IGZO and  
236 increases the lattice constant. The increase  
237 in lattice constant generates  $V_O$  in CAAC-  
238 IGZO. Hydrogen enters  $V_O$  to form  $V_OH$ , so  
239 that the region under  $TaN_x$  has n-type  
240 conductivity.  $SiN_x$  as a barrier film was  
241 formed around the FET to block entry of  
242 hydrogen. Furthermore, a  $HfO_x$  film  
243 absorbing hydrogen was provided inward  
244 from the hydrogen barrier film [35]. By  
245 inhibiting hydrogen diffusion through the  
246 above process,  $V_OH$  formation in the channel  
247 region was suppressed. To eliminate  $V_O$ ,  $V_O$   
248 must be terminated by oxygen. Thus, a  
249 sputter-deposited  $AlO_x$  film was provided  
250 over the gate. Oxygen can be diffused from  
251 the  $AlO_x$  film to CAAC-IGZO. The amount of  
252 oxygen can be controlled by adjusting the  
253 deposition conditions of the  $AlO_x$  film.

254 Through the above process, the donor  
255 concentration was successfully varied  
256 between the channel region and the source  
257 and drain regions in the FET. In our CAAC-  
258 IGZO FET, the electric field therearound can  
259 be blocked with the bottom gate electrode as  
260 in a GAA structure. It is to be noted that the  
261 bottom gate electrode of our FET works  
262 independently of the top gate electrode  
263 unlike in a typical GAA structure in which the  
264 bottom gate electrode works as a usual gate  
265 electrode. The bottom gate electrode  
266 working independently can shift the  $V_{th}$  of the  
267 FET, and owing to this feature, the FET can  
268 be used for a  $V_{th}$  correction circuit, for  
269 example [36]. Our CAAC-IGZO FET has a



**Fig. 3 | Comparison of device simulation results with various parameters. (a)** A perspective view of a Fin FET with a bottom gate. **(b)**  $I_d$ - $V_{gs}$  characteristics with varied donor concentrations of the channel and LDD regions ( $V_{ds} = 0.1$  V, source voltage ( $V_s$ ) =  $V_{bs} = 0$  V). **(c)**  $I_d$ - $V_{gs}$  characteristics with varied LDD lengths ( $V_{ds} = 0.1$  V,  $V_{bs} = 0$  V). **(d)**  $I_d$ - $V_{gs}$  characteristics with varied differences in electron affinity ( $V_{ds} = 0.1$  V,  $V_{bs} = 0$  V). **(e)** Electron concentrations with varied differences in electron affinity (at the center of the channel) ( $V_{ds} = 0.1$  V,  $V_{gs} = -1$  V,  $V_{bs} = 0$  V). **(f)** Energies at the conduction band minimum with varied differences in electron affinity (at the center of the channel) ( $V_{ds} = 0.1$  V,  $V_{gs} = -1$  V,  $V_{bs} = 0$  V).

270 large TGI thickness to prevent gate leakage  
 271 current. The top gate insulating film (TGI)  
 272 has a physical thickness of 7 nm (equivalent  
 273 oxide thickness, or EOT: 5.1 nm) and the  
 274 BGI has a physical thickness of 40 nm (EOT:  
 275 25 nm). Such GI thicknesses are much  
 276 larger than those of miniaturized FETs of the  
 277 same size used in SiLSI [37]. This can inhibit  
 278 gate leakage current despite application of  
 279 voltage as high as several volts. Conversely,

280 a large GI thickness means weakened  
 281 control by a gate electric field, which makes  
 282 it difficult to inhibit the influence of drain  
 283 induced barrier lowering (DIBL) in a short  
 284 channel FET. In this study, we attempted  
 285 fabrication of a miniaturized CAAC-IGZO  
 286 FET having high current drive capability. In a  
 287 CAAC-IGZO FET, the influence of impurity  
 288 scattering is not dominant and thus, the  
 289 mobility can be increased by increasing the


290 donor concentration [38]. Therefore, an  
291 effective method of enhancing current drive  
292 capability is to slightly increase the carrier  
293 concentration of the channel region.  
294 However, an increase in carrier  
295 concentration causes the Fermi level to get  
296 close to the conduction band, in which case  
297 the  $V_{th}$  of a CAAC-IGZO FET is easily  
298 negatively shifted and the on/off ratio  
299 decreases (Fig. 2(a)). Thus, measures must  
300 be taken to obtain a high on/off ratio. In  
301 particular, relaxing the drain electric field and  
302 enhancing the controllability by the gate  
303 electrode are important in a short channel  
304 FET. We examined an effective way to refine  
305 the process, using device simulation.

306 First, a method for relaxing a drain electric  
307 field was examined. We can vary the donor  
308 concentration between regions through well  
309 controlled dehydrogenation and oxygen  
310 adding treatment. It is thus possible to form  
311 a lightly doped drain (LDD) region in order to  
312 suppress the drain electric field. Fig. 3(b)  
313 shows comparison of drain current ( $I_d$ )-gate  
314 voltage ( $V_{gs}$ ) characteristics of FETs having  
315 an LDD length of 3 nm and varied donor  
316 concentrations. By reducing the donor  
317 concentration in the channel and LDD  
318 regions, a negative shift in  $V_{th}$  can be  
319 suppressed. However, the  $V_{th}$  ceased to  
320 positively shift at approximately  $10^{17}/\text{cm}^3$ ;  
321 thus, to further improve the characteristics, a  
322 measure other than reducing the donor  
323 concentration is needed. Fig. 3(c) shows  
324 comparison of  $I_d$ - $V_{gs}$  characteristics of FETs  
325 having a donor concentration in the channel  
326 and LDD regions of  $10^{16}/\text{cm}^3$  and varied  
327 LDD lengths. As can be seen in the graph, a  
328 longer LDD length led to a better  
329 subthreshold swing (SS) and resultantly to a  
330 positive shift in  $V_{th}$ . This is because the  
331 presence of the LDD region relaxes the drain  
332 electric field. Nevertheless, normally-off  
333 characteristics were not obtained only by  
334 taking these measures.

335 Next, a method for enhancing the  
336 controllability by the gate electrode was  
337 examined. A typical example of a method for  
338 effectively enhancing the controllability by  
339 the gate electrode is reducing the

340 thicknesses of the TGI and active layer.  
341 However, a reduction in the thickness of the  
342 TGI is not preferred because it might  
343 increase gate leakage current, contradictory  
344 to our aim of minimizing off-state leakage  
345 current. Besides, a reduction in thickness of  
346 the active layer is not preferred either  
347 because it reduces current drive capability,  
348 contradictory to our aim of enhancing it.  
349 Accordingly, we examined methods other  
350 than reducing the thicknesses of the TGI and  
351 active layer. To control the oxygen adding  
352 process, we form, under CAAC-IGZO, the  
353 buffer layer blocking oxygen diffusion from  
354 the BGI [24]. Because this buffer layer is  
355 inevitable for controlling oxygen diffusion  
356 under the status quo, we decided to examine  
357 methods in which this buffer layer is utilized  
358 to increase the controllability by the top gate  
359 electrode.

360 In the first method, a difference in electron  
361 affinity ( $\Delta E_c$ ) between the buffer layer and  
362 active layer was utilized. Fig. 3(d) shows  
363 comparison of  $I_d$ - $V_{gs}$  characteristics with  
364 varied  $\Delta E_c$ . Here,  $\Delta E_c$  is defined as a value  
365 obtained by subtracting the electron affinity  
366 of the active layer from that of the buffer layer.  
367 When the buffer layer had higher electron  
368 affinity ( $\Delta E_c > 0$  eV), the FET characteristics  
369 curves exhibited a negative shift and  
370 included a hump. Fig. 3(e) shows  
371 comparison of electron concentration  
372 distribution when the  $V_{gs}$  was  $-1$  V and the  
373 drain voltage ( $V_{ds}$ ) was  $0.1$  V. In the case  
374 where the buffer layer had higher electron  
375 affinity ( $\Delta E_c > 0$  eV), the electron  
376 concentration of the buffer layer was higher  
377 than that of the active layer. This is because  
378 electrons will easily move to a layer with  
379 higher electron affinity in the case of  
380 heterojunction (Fig. 3(f)). Therefore,  
381 electrons can be efficiently moved to the  
382 active layer by making the electron affinity of  
383 the buffer layer lower than that of the active  
384 layer ( $\Delta E_c < 0$  eV). In this way, only the  
385 active layer in IGZO needs to be subjected  
386 to the carrier control by the top gate electric  
387 field, so that the controllability by the top gate  
388 can be increased. In this state, moreover, an




**Fig. 4 | Comparison of results of device simulation in the presence and absence of negative fixed charges ( $V_{bs} = 0$  V). (a)  $I_d$ - $V_{gs}$  characteristics ( $V_{ds} = 0.1$  V or  $1.2$  V). (b) SS ( $V_{ds} = 0.1$  V). (c)  $V_{th}$  ( $V_{ds} = 0.1$  V). (d) DIBL ( $V_{ds} = 0.1$  V or  $1.2$  V). (e) Electric-field intensity distribution ( $V_{ds} = 1.2$  V,  $V_{gs} = 0$  V).**

389 interface between an insulating film and a  
 390 semiconductor, at which electron traps are  
 391 easily formed, is present only on the top gate  
 392 side, so that the influence of electron traps  
 393 during circuit operation can be reduced.

394 In the second method, negative fixed  
 395 charges are formed at the interface between  
 396 the BGI and the buffer layer. In a typical  
 397 method for controlling the bottom gate-side  
 398 electric field, the electric field is controlled

399 with the bottom gate electrode or is  
 400 increased by reducing the thickness of the  
 401 BGI. We have already attempted control of  
 402 the electric field by formation of a bottom  
 403 gate electrode. However, since the BGI is  
 404 used as not only an insulating film but also a  
 405 path for diffusion of oxygen to a wide range,  
 406 a reduction in the BGI thickness is desired to  
 407 be avoided. To overcome the insufficiency of  
 408 the bottom gate-side electric field control



**Fig. 5 | Results of device simulation with various bottom gate settings ( $V_{bs} = 0$  V).** (a)  $I_d$ - $V_{gs}$  characteristics ( $V_{ds} = 0.1$  V or  $1.2$  V). (b) SS ( $V_{ds} = 0.1$  V). (c)  $V_{th}$  ( $V_{ds} = 0.1$  V). (d) DIBL ( $V_{ds} = 0.1$  V or  $1.2$  V). (e) Distribution of potential in the  $W$  direction ( $V_{gs} = V_{th} + 1$  V,  $V_{ds} = 1.2$  V).

409 with the existing film structure, we examined  
 410 the method in which negative fixed charges  
 411 are formed at the interface between the BGI  
 412 and the buffer layer. Figs. 4(a) to 4(d) show  
 413 comparison of the  $I_d$ - $V_{gs}$  characteristics, SS,  
 414  $V_{th}$ , and DIBL under negative fixed charge  
 415 conditions. In calculation of  $V_{th}$ , a linear  
 416 extrapolation method was employed. By  
 417 setting negative fixed charges, the  $I_d$ - $V_{gs}$   
 418 curve was considerably shifted positively,  
 419 the SS was improved, and DIBL was  
 420 substantially saturated. In other words, the  
 421 controllability by the gate electrode was  
 422 enhanced and the influence of DIBL was  
 423 suppressed by setting negative fixed  
 424 charges. Fig. 4(e) shows electric-field  
 425 intensity distribution in the presence and  
 426 absence of negative fixed charges. As

427 shown in the diagram, the presence of  
 428 negative fixed charges blocked the bottom-  
 429 gate side drain electric field. It is thus  
 430 possible to block the bottom-gate side drain  
 431 electric field by formation of negative fixed  
 432 charges despite a thick BGI, enabling  
 433 fabrication of a device that hardly suffers  
 434 from short channel effect. In addition, the  $V_{th}$   
 435 of our CAAC-IGZO FET can be shifted by  
 436 application of freely set voltage to the bottom  
 437 gate electrode. The CAAC-IGZO FET can  
 438 also work like an FET having a GAA  
 439 structure when the potential of the bottom  
 440 gate electrode is synchronized with that of  
 441 the top gate electrode. Fig. 5(a) shows  
 442 comparison of  $I_d$ - $V_{gs}$  characteristics with the  
 443  $V_{bs}$  application mode varied. In the GAA  
 444 structure, the insulating film between the top

445 and bottom gate electrodes was etched  
446 around the FET to make the top gate  
447 electrode come into direct contact with the  
448 bottom gate electrode. Under application of  
449 constant voltage,  $V_{th}$  depended on the  $V_{bs}$  as  
450 shown in Fig. 5(b). The SS improved in dual  
451 gate driving but was not very different from  
452 that in the GAA structure (Fig. 5(c)). DIBL  
453 was not substantially different between the  
454 conditions (Fig. 5(d)). Accordingly, in our  
455 CAAC-IGZO FET, the operation mode can  
456 be switched to fit the purpose by changing  
457 the setting of the bottom gate electrode.  
458 Fabrication of this CAAC-IGZO FET in which  
459 short channel effect is suppressed will be  
460 described in the next section.


461

## 462 PROTOTYPE FABRICATION AND EVALUATION

463 Figs. 6(a) and 6(b) show cross-sectional  
464 STEM images of a CAAC-IGZO FET we  
465 prototyped. The cross-sectional images  
466 show that our CAAC-IGZO FET has a GAA-  
467 like structure in which three surfaces are  
468 covered with the top gate and the other  
469 surface is covered with the bottom gate and  
470 that a fine shape with an  $L_g$  of 6.8 nm and a  
471  $W$  of 32.1 nm was formed. For higher  
472 integration, not only an FET but also lead  
473 wiring and other components therearound  
474 must be miniaturized. As shown in the plan-  
475 view image in Fig. 6(c), the prototype  
476 achieved a density as high as  $127 \text{ Tr}/\mu\text{m}^2$ .  
477 The IGZO layer as the active layer was  
478 confirmed to have a CAAC structure.  
479 Figs. 6(d) and 6(e) show the  $I_d-V_{gs}$   
480 characteristics of our CAAC-IGZO FET. As  
481 shown in Fig. 6(d),  $V_{th} = 1.86 \text{ V}$   
482 ( $\sigma = 0.169 \text{ V}$ ),  $SS = 172 \text{ mV/dec.}$   
483 ( $\sigma = 18 \text{ mV/dec.}$ ), and  $g_m = 66 \mu\text{S}/\mu\text{m}$   
484 ( $\sigma = 10 \mu\text{S}/\mu\text{m}$ ) when the drain source  
485 voltage ( $V_{ds}$ ) was 1.2 V, and the DIBL  
486 coefficient between  $V_{ds} = 0.1 \text{ V}$  and 1.2 V  
487 was  $370 \text{ mV/V}$  ( $\sigma = 134 \text{ mV/V}$ ). As  
488 described above, an adequate on/off ratio  
489 was obtained and normally-off  
490 characteristics where  $V_{th} > 0 \text{ V}$  were  
491 exhibited, even with  $L_g < 10 \text{ nm}$ . Moreover,

492 the off-state leakage current was below the  
493 lower detection limit despite the  $L_g$  smaller  
494 than 10 nm, and background noise  
495 originating from the measurement  
496 equipment was observed in the off region.  
497 Fig. 6(e) shows the  $I_d-V_{gs}$  characteristics  
498 when the  $V_{bs}$  was increased from  $-4 \text{ V}$  to  
499  $+4 \text{ V}$  in steps of 1 V. The  $I_d-V_{gs}$  curve  
500 showed a parallel shift at almost equal  
501 intervals as the  $V_{bs}$  was increased, indicating  
502 that only the  $V_{th}$  changed. Our CAAC-IGZO  
503 FET has a Fin FET-like structure provided  
504 with a top gate electrode and a bottom gate  
505 electrode. Our CAAC-IGZO FET can have a  
506 geometry resembling a GAA structure when  
507 in-phase signals are applied to the top gate  
508 and the bottom gate, and can make the  
509 gates function differently such that a control  
510 signal is input from the top gate and  $V_{th}$  is  
511 controlled by the bottom gate as shown in  
512 Fig. 6(e) when power is independently  
513 supplied to the bottom gate.

514 To examine the performance in a logic circuit,  
515 a ring oscillator serving as an oscillator  
516 circuit was prototyped by serial connection of  
517 an odd number of inverters in each of which  
518 an n-channel CAAC-IGZO FET was stacked  
519 monolithically over a Si p-channel metal-  
520 oxide semiconductor (PMOS) circuit  
521 (Fig. 6(f)). The oscillation frequency and  
522 delay time of the ring oscillator were  
523 evaluated. Fig. 6(g) schematically shows the  
524 3D layout of the ring oscillator circuit with an  
525 IGZO/Si monolithic stack. This circuit was  
526 fabricated by monolithically stacking CAAC-  
527 IGZO FETs over SiFETs formed in a front-  
528 end-of-line (FEOL) process, as shown in the  
529 cross-sectional image in Fig. 6(h). In the  
530 evaluation, an output signal  $V_{osc}$  of a 51-  
531 stage ring oscillator was observed with an  
532 oscilloscope. When in-phase signals were  
533 applied to the top and bottom gates of the  
534 CAAC-IGZO FET, the oscillation frequency  
535 was 9.1 MHz as shown in Fig. 6(i), which  
536 can be converted into a delay time per stage  
537 of 1.1 ns. Fig. 6(j) shows examination results  
538 of  $V_{th}$  control by the bottom gate in the



**Fig. 6 | Fabricated CAAC-IGZO FET and evaluation results of circuit.** (a), (b) Cross-sectional STEM images of our CAAC-IGZO FET ( $W/L_g = 20 \text{ nm}/6.8 \text{ nm}$ ) in the Lch direction (a) and the W direction (b). (c) A plan-view STEM image of a CAAC-IGZO FET array ( $W/L_g = 33.1 \text{ nm}/19.2 \text{ nm}$ ) having a density of  $127 \text{ Tr}/\mu\text{m}^2$ . (d), (e) Transfer characteristics of CAAC-IGZO FETs ( $W/L = 20 \text{ nm}/20 \text{ nm}$ ) as a function of  $V_{ds}$  (d) and  $V_{bs}$  (e). (f) A circuit diagram of a ring oscillator fabricated by monolithically stacking n-channel CAAC-IGZO FETs over a Si PMOS circuit. (g) A 3D image of an actual layout of the ring oscillator. (h) A cross-sectional STEM image of the ring oscillator. (i), (j) Output waveforms of the ring oscillator. (k) Delay time of the ring oscillator as a function of  $V_{bs}$ .

539 CAAC-IGZO FET. The  $V_{th}$  was controlled by  
 540 independently changing the  $V_{bs}$ , and the  
 541 delay time as a function of  $V_{bs}$  was examined.

542 As a result of  $V_{bs}$  application from 0 V to 4 V,  
 543 the oscillation frequency was found to  
 544 increase approximately 2.4 times and the

545 delay time per stage was shortened to  
546 approximately 0.6 ns. As described above,  
547 CAAC-IGZO FETs can be fabricated in a  
548 BEOL process and can also be used for a  
549 logic circuit combined with a Si PMOS circuit.  
550

## 551 CONCLUSION

552 A miniaturized TGSA FET having a Fin-type  
553 top gate electrode and a bottom gate  
554 electrode and including CAAC-IGZO in the  
555 channel layer was fabricated. We developed  
556 a method for forming a junctionless  
557 transistor with the n<sup>-</sup> type channel and the n<sup>+</sup>  
558 type source and drain regions by  
559 appropriately controlling V<sub>O</sub>, hydrogen  
560 concentration, and band alignment around  
561 CAAC-IGZO during the CAAC-IGZO FET  
562 fabrication process. The CAAC-IGZO FET  
563 formed by this process exhibited excellent  
564 normally-off characteristics with a V<sub>th</sub> of  
565 1.86 V and an SS of 172 mV/dec despite the  
566 L<sub>g</sub> as small as 6.8 nm. We also prototyped a  
567 ring oscillator composed of a Si PMOS  
568 circuit and CAAC-IGZO FETs formed in a  
569 BEOL process, to find out that the ring  
570 oscillator operated at an oscillation  
571 frequency of 9.1 MHz and with a delay time  
572 per stage of 1.1 ns. A junctionless IGZO  
573 FETs in which short channel effect is  
574 inhibited by the above improvements is  
575 expected to be applied to a low-power  
576 memory cell array, a selector of a leading-  
577 edge embedded memory, an analog  
578 amplifier circuit, a high speed logic circuit,  
579 and other devices is expected.

580

## 581 EXPERIMENTAL METHOD

### 582 *Device simulation*

583 In the calculation of the device  
584 characteristics by device simulation,  
585 Sentaurus Device manufactured by  
586 Synopsys G.K. was used. Other than the  
587 varied conditions, the simulation employed  
588 the following parameters in principle. For the  
589 active layer, the electron mobility was  
590 6 cm<sup>2</sup>/Vs, the hole mobility was 0.01 cm<sup>2</sup>/Vs,

591 the band gap was 3.2 eV, the electron  
592 affinity was 4.7 eV, the donor concentration  
593 of the channel and LDD regions was  
594 10<sup>16</sup>/cm<sup>3</sup>, and the donor concentration of the  
595 source and drain regions was 10<sup>20</sup>/cm<sup>3</sup>. For  
596 the buffer layer, the electron mobility was  
597 1.5 cm<sup>2</sup>/Vs, the hole mobility was  
598 0.01 cm<sup>2</sup>/Vs, the band gap was 3.4 eV, the  
599 electron affinity was 4.5 eV, the donor  
600 concentration of the channel and LDD  
601 regions was 10<sup>10</sup>/cm<sup>3</sup>, and the donor  
602 concentration of the source and drain  
603 regions was 10<sup>10</sup>/cm<sup>3</sup>. In each layer, the  
604 dielectric constant was 15 and the density of  
605 state in the conduction band and that in the  
606 valence band were 5×10<sup>18</sup>/cm<sup>3</sup>. The  
607 thickness of the TGI was 7 nm and the  
608 dielectric constant thereof was 5.5. The  
609 thickness of the BGI was 40 nm and the  
610 dielectric constant thereof was 6.6. The work  
611 functions of the top gate electrode, the  
612 bottom gate electrode, and the source and  
613 drain electrodes were 4.7 eV, 5.0 eV, and  
614 4.5 eV, respectively. The trench gate had a  
615 width of 21 nm, and its length was 7 nm  
616 owing to the TGI formed on both side walls.  
617 The Fin width was 30 nm, which was defined  
618 as the W.

### 619 *Fabrication of IGZO thin film and* 620 *characterization*

621 The IGZO thin films having the compositions  
622 A, B, C, and D shown in Figs. 2(c) and 1(d)  
623 were formed using IGZO targets having  
624 different In: Ga: Zn ratios. All the films were  
625 deposited using a radio-frequency  
626 magnetron sputtering apparatus, although  
627 the film having the composition B was  
628 formed using a deposition apparatus  
629 different from that used for the other films. In  
630 the phase diagram in Fig. 2(c), the  
631 compositions A, B, C, and D are not the  
632 compositions of the targets but the  
633 compositions of the 100-nm-thick IGZO thin  
634 films each formed on a Si substrate, which  
635 were examined by inductively coupled  
636 plasma mass spectrometry using an Agilent  
637 Technologies, Inc. Agilent 8900. The optical  
638 band gaps shown in Fig. 2(d) were each

639 calculated by creating a Tauc plot using the  
640 optical absorption coefficient of the IGZO  
641 thin film obtained by spectroscopic  
642 ellipsometry using a HORIBA, Ltd. UT-300.  
643 The carrier concentrations in Fig. 2(e) were  
644 each obtained by performing Hall effect  
645 measurement by the van der Pauw method  
646 on a 35-nm-thick CAAC-IGZO thin film which  
647 was formed on a quartz substrate and  
648 annealed at 450°C in an oxygen atmosphere  
649 for 1 hour. The Hall effect measurement was  
650 performed using a TOYO Corporation  
651 ResiTest 8400. Note that the results in  
652 Fig. 2(e) were obtained in such a manner  
653 that the carrier concentration was increased  
654 by deliberately forming Vo and VoH by  
655 annealing on a deposited CAAC-IGZO thin  
656 film at 400°C under vacuum for 1 hour and  
657 subsequently, annealing was performed at  
658 200°C, 250°C, 300°C, 350°C, or 400°C in an  
659 oxygen atmosphere for 1 hour.

#### 660 *Fabrication of IGZO FET and IGZO* 661 *FETs/SiFETs monolithic integration*

662 The SiFETs were formed by a 55-nm  
663 process. Over the thus obtained Si wafer, a  
664 400-nm-thick planarization film of SiO<sub>2</sub> was  
665 formed, followed by contact formation. Then,  
666 a wiring layer serving as both a bottom gate  
667 electrode and an interconnect to the Si wafer  
668 was formed. The BGI was a combination of  
669 20-nm-thick HfO<sub>2</sub> and 20-nm-thick SiO<sub>2</sub>.  
670 Next, source/drain electrode patterns except  
671 for the active layer and the channel region  
672 were formed at a time. After formation of 10-  
673 nm-thick IGZO and 15-nm-thick IGZO  
674 having different compositions, baking was  
675 performed at 450°C under atmospheric  
676 pressure for 1 hour, and 20-nm-thick TaN  
677 was deposited to form source and drain  
678 electrodes. Then, the channel region and  
679 gate electrode were formed by a damascene  
680 process in a self-aligned manner. The GI  
681 was a combination of 1-nm-thick Al<sub>2</sub>O<sub>3</sub>, 3-  
682 nm-thick SiO<sub>2</sub>, and 3-nm-thick Si<sub>3</sub>N<sub>4</sub>. The  
683 gate electrode over and in direct contact with  
684 the channel was a combination of 5-nm-thick  
685 TiN and 75-nm-thick W each deposited by  
686 metal chemical vapor deposition.

687 Photolithographic patterning was adopted in  
688 forming contact with the Si wafer.

#### 689 *Measurement*

690 The transfer characteristics were evaluated  
691 using a semiautomatic prober manufactured  
692 by HiSOL, Inc. at a stage temperature of  
693 27°C in a dry air under atmospheric pressure.  
694 As measurement equipment, a Keysight  
695 Technologies B1500A was used. V<sub>ds</sub> was  
696 0.1 V or 1.2 V and V<sub>bs</sub> was 0 V. The device  
697 characteristics parameters described in  
698 Section IV are the medians of nine samples.  
699 Furthermore, V<sub>th</sub> was calculated by a linear  
700 extrapolation method.

701 The ring oscillator was evaluated at a  
702 stage temperature of 27°C in an indoor  
703 environment (atmospheric pressure,  
704 humidity: 50%) using a semiautomatic  
705 prober manufactured by HiSOL, Inc. As  
706 measurement equipment, a Keysight  
707 Technologies B1500A was used, and V<sub>DD</sub>  
708 and V<sub>SS</sub> were 1.2 V and 0 V, respectively.  
709 The waveform was read out with the use of  
710 a Model 28 Picoprobe<sup>®</sup> manufactured by  
711 GGB Industries, Inc. and a GDS-3504 GW  
712 Instek oscilloscope so that the output load  
713 can be minimized.

#### 714 **REFERENCES**

- 715 [1] K. Zhao, "Beyond FINFET era Challenges  
716 and Opportunities for CMOS Technology,"  
717 *Symposium on IEDM*, Tutorial-1, 2021.  
718 [2] M. Tada, "CMOS Technology Enablers for  
719 Pushing the Limits of Semiconductors:  
720 Materials to Packaging," *Symposium on*  
721 *VLSI Technology and Circuits*, Short Course  
722 1, 2019.  
723 [3] P. Batude, "3D sequential integration,"  
724 *Symposium on IEDM*, Tutorial-6, pp. 7-11,  
725 2019.  
726 [4] S. Frank, "Nanometer CMOS. Pan Stanford  
727 Publishing," pp. 17, 2010.  
728 [5] "International Roadmap for Devices and  
729 Systems (IRDS) 2021 Edition"  
730 [6] "International Technology Roadmap for  
731 Semiconductors (ITRS) 2001 Edition"  
732 [7] W. Li *et al.*, "High-Performance CVD MoS<sub>2</sub>  
733 Transistors with Self-Aligned Top-Gate and

- 734 Bi Contact," *IEDM Tech. Dig.*, pp. 37.3.1-  
735 37.3.4, 2021. (10.1021/nl303583v)
- 736 [8] C. D. English *et al.*, "Approaching Ballistic  
737 Transport in Monolayer MoS<sub>2</sub> Transistors  
738 with Self-Aligned 10 nm Top Gates," *IEDM  
739 Tech. Dig.*, pp. 5–6, 2016.  
740 (10.1109/IEDM.2016.7838355)
- 741 [9] H. Watakabe *et al.*, "Development of  
742 Advanced LTPS TFT Technology for Low  
743 Power Consumption and Narrow Border  
744 LCDs," *SID Symp. Dig. Tech. Pap.*, vol. 50,  
745 Issue 1, pp. 541-544, 2019.  
746 (10.1002/sdtp.12977)
- 747 [10] R. Yonebayashi *et al.*, "High refresh rate  
748 and low power consumption AMOLED panel  
749 using top-gate n-oxide and p-LTPS TFTs," *J.  
750 Soc. Info. Disp.*, vol. 28, Issue 4, pp. 350-  
751 359, 2020. (10.1002/jsid.888)
- 752 [11] U.-J. Chung *et al.*, "Manufacturing  
753 Technology of LTPO TFT," *SID Symp. Dig.  
754 Tech. Pap.*, vol. 50, Issue 1, pp. 192-195,  
755 2020. (10.1002/sdtp.13835)
- 756 [12] S. Yamazaki *et al.*, "Crystalline IGZO  
757 ceramics (crystalline oxide semiconductor)  
758 based devices for artificial intelligence,"  
759 *International Journal of Ceramic  
760 Engineering & Science*, vol. 1, pp. 6–20,  
761 2019. (10.1002/ces2.10005)
- 762 [13] S. Yamazaki *et al.*, "Research,  
763 Development, and Application of Crystalline  
764 Oxide Semiconductor," *SID Symp. Dig.  
765 Tech. Pap.*, pp. 183–186, 2012.  
766 (10.1002/j.2168-0159.2012.tb05742.x)
- 767 [14] M. Takahashi *et al.*, "C-Axis Aligned  
768 Crystalline In-Ga-Zn-Oxide FET with High  
769 Reliability," *Proc. AM FPD'11*, pp. 271-274,  
770 2011.
- 771 [15] R. Honda *et al.*, "Stress Durability of CAAC-  
772 IGZO TFT," *IDW'15 Proc.*, pp. 270-273,  
773 2015.
- 774 [16] Y. Kobayashi *et al.*, "Scaling to 100nm  
775 Channel Length of Crystalline In-Ga-Zn-  
776 Oxide Thin Film Transistors with Extremely  
777 Low Off-State Current," *Ext. Abstr. SSDM*,  
778 pp. 930-931, 2013.
- 779 [17] T. Onuki *et al.*, "Display and LSI  
780 Applications of Oxide Semiconductor LSIs  
781 (OSLSIs) Using Crystalline In–Ga–Zn Oxide  
782 (IGZO): Applications Related to Coronavirus  
783 COVID-19 Pandemic," *2020 ECS Trans.*,  
784 vol. 98, pp. 185-204, 2020.  
785 (10.1149/09807.0185ecst)
- 786 [18] S. Samanta *et al.*, "Amorphous IGZO TFTs  
787 featuring Extremely-Scaled Channel  
788 Thickness and 38 nm Channel Length:  
789 Achieving Record High G<sub>m</sub> max of 125  
790 μS/μm at VDS of 1 V and ION of 350  
791 μA/μm," *Symp. on VLSI Tech. Dig.*, pp. 1-2,  
792 2020.  
793 (10.1109/VLSITechnology18217.2020.9265  
794 052)
- 795 [19] H. Kunitake *et al.*, "High thermal tolerance of  
796 25-nm c-axis aligned crystalline In-Ga-Zn  
797 oxide FET," *IEDM Tech. Dig.*, pp. 13.6.1-  
798 13.6.4, 2018.  
799 (10.1109/IEDM.2018.8614621)
- 800 [20] S. Subhechha *et al.*, "First demonstration of  
801 sub-12 nm Lg gate last IGZO-TFTs with  
802 oxygen tunnel architecture for front gate  
803 devices," *Symp. on VLSI Tech. Dig.*, pp.  
804 T10-5, 2021.
- 805 [21] A. Suzuki *et al.*, "Characteristics and  
806 Applications of CAAC-IGZO FET with Gate  
807 Length of 13 nm," *ECS Transactions*, vol. 98,  
808 pp. 13–17, 2020. (10.1149/MA2020-  
809 02281914mtgabs)
- 810 [22] John Robertson, "High dielectric constant  
811 gate oxides for metal oxide Si transistors,"  
812 *Rep. Prog. Phys.*, vol. 69, pp. 327–396,  
813 2005. (10.1088/0034-4885/69/2/R02)
- 814 [23] S. H. Wu *et al.*, "Extremely Low Power C-  
815 Axis Aligned Crystalline In-Ga-Zn-O 60 nm  
816 Transistor," *Symp. on VLSI Tech. Dig.*, pp.  
817 58-59, 2016.  
818 (10.1109/VLSIT.2016.7573378)
- 819 [24] N. Okuno *et al.*, "Source/Drain Engineering  
820 by Tantalum Nitride (Ta<sub>Nx</sub>) Electrode for  
821 Boosting OSFET Performance," *IEDM Tech.  
822 Dig.*, pp. 37.5.1-37.5.4, 2021.
- 823 [25] M. Nakashima *et al.*, "Origin of major donor  
824 states in In-Ga-Zn oxide," *J. Appl. Phys.*, vol.  
825 116, pp. 213703-1 - 213703-9, 2014.  
826 (10.1063/1.4902859)
- 827 [26] Y. Asami *et al.*, "Properties of c-axis-aligned  
828 crystalline indium–gallium–zinc oxide field-  
829 effect transistors fabricated through a  
830 tapered-trench gate process," *Jpn. J. Appl.  
831 Phys.*, vol. 55, pp. 04EG09, 2016.  
832 (10.7567/JJAP.55.04EG09)
- 833 [27] D. Matsubayashi *et al.*, "20-nm-Node  
834 trench-gate-self-aligned crystalline In-Ga-  
835 Zn-Oxide FET with high frequency and low  
836 off-state current," *IEDM Tech. Dig.*, pp. 141,  
837 2015. (10.1109/IEDM.2015.7409641)
- 838 [28] Y. Kobayashi *et al.*, "Electrical  
839 characteristics and short-channel effect of c-  
840 axis aligned crystal indium gallium zinc  
841 oxide transistor with short channel length,"

842 *Jpn. J. Appl. Phys.*, vol. 53, pp. 04EF03,  
843 2014. (10.7567/JJAP.53.04EF03)

844 [29] F. D'Agostino *et al.*, "Short-Channel Effects  
845 in MOSFETs," *Introduction to VLSI design*,  
846 2020., Available:  
847 [http://www0.cs.ucl.ac.uk/staff/ucacdxq/proj](http://www0.cs.ucl.ac.uk/staff/ucacdxq/projects/vlsi/report.pdf)  
848 [ects/vlsi/report.pdf](http://www0.cs.ucl.ac.uk/staff/ucacdxq/projects/vlsi/report.pdf)

849 [30] E. Fortunato *et al.*, "Oxide Semiconductor  
850 Thin-Film Transistors: A Review of Recent  
851 Advances" *ADVANCED MATERIALS*,  
852 vol.24, pp. 2945-2986, 2012.  
853 (10.1002/adma.201103228)

854 [31] H. Kunitake *et al.*, "Crystalline Oxide  
855 Semiconductor Applicable to Low-Power  
856 Consumption Edge AI," *ECS Transactions*,  
857 vol. 102(2), pp. 3-18, 2021.  
858 (10.1149/10202.0003ecst)

859 [32] D. Matsubayashi *et al.*, "Conduction Band  
860 Lowering Effect in Crystalline Indium-  
861 Gallium-Zinc-Oxide Thin Film Transistors,"  
862 *ECS Transactions*, vol. 54(1), pp. 115-120,  
863 2013. (10.1149/05401.0115ecst)

864 [33] K. Kato *et al.*, "Evaluation of Off-State  
865 Current Characteristics of Transistor Using  
866 Oxide Semiconductor Material, Indium-  
867 Gallium-Zinc Oxide," *Jpn. J. Appl. Phys.* vol.  
868 51, pp. 021201, 2012.  
869 (10.1143/JJAP.51.021201)

870 [34] H. Kunitake *et al.*, "A c -Axis-Aligned  
871 Crystalline In-Ga-Zn Oxide FET with a Gate  
872 Length of 21 nm Suitable for Memory  
873 Applications," *IEEE Journal of the Electron*  
874 *Devices Society*, vol. 7, pp. 495 - 502, 2019.  
875 (10.1109/JEDS.2019.2909751)

876 [35] T. Ono *et al.*, "Hydrogen Absorption Method  
877 Using HfOx in Crystalline In-Ga-Zn Oxide  
878 FETs for NVM Applications," *IEDM Tech.*  
879 *Dig.*, pp. 39.4.1-39.4.4, 2020.  
880 (10.1109/IEDM13553.2020.9372030)

881 [36] M. Kaneyasu *et al.*, "New Pixel Circuits for  
882 Controlling Threshold Voltage by Back-gate  
883 Bias Voltage using Crystalline Oxide  
884 Semiconductor FETs," *SID Symp. Dig. Tech.*  
885 *Pap.*, pp. 857-860, 2015.  
886 (10.1002/sdtp.10363)

887 [37] Bin Yu *et al.*, "FinFET Scaling to 10nm Gate  
888 Length," *IEDM Tech. Dig.*, pp. 251-254,  
889 2002. (10.1109/IEDM.2002.1175825)

890 [38] K. Tsutsui *et al.*, "Mobility enhancement in  
891 crystalline In-Ga-Zn-oxide with In-rich  
892 composition," *Appl. Phys. Lett.*, vol. 107, pp.  
893 262104, 2015. (10.1063/1.4939039)

894

## Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [NATELECTRON21124815supplyfile.docx](#)