

# Flexible, high mobility short-channel organic thin film transistors and logic circuits based on 4H-21DNTT

Anubha Bilgaiyan (✉ [anubha.bilgaiyan@yz.yamagata-u.ac.jp](mailto:anubha.bilgaiyan@yz.yamagata-u.ac.jp))

Yamagata University

Seung-Il Cho

Yamagata University

Miho Abiko

Yamagata University

Kaori Watanabe

Yamagata University

Makoto Mizukami

Yamagata University

---

## Research Article

**Keywords:** trans-4-butylcyclohexyl, 4H-21DNTT, OTFTs, NAND

**Posted Date:** January 22nd, 2021

**DOI:** <https://doi.org/10.21203/rs.3.rs-150413/v1>

**License:**   This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

---

# Flexible, high mobility short-channel organic thin film transistors and logic circuits based on 4H-21DNTT

Anubha Bilgaiyan<sup>1,\*</sup>, Seung-II Cho<sup>1</sup>, Miho Abiko<sup>1</sup>, Kaori Watanabe<sup>1</sup> and Makoto Mizukami<sup>1,\*</sup>

<sup>1</sup>Innovation Center for Organic Electronics, Yamagata University 1-808-48, Arcadia, Yonezawa, Yamagata, 992-0119, Japan

\*[anubha.bilgaiyan@yz.yamagata-u.ac.jp](mailto:anubha.bilgaiyan@yz.yamagata-u.ac.jp) (A.B.)

\* [m\\_mizukami@yz.yamagata-u.ac.jp](mailto:m_mizukami@yz.yamagata-u.ac.jp) (M.M.)

## ABSTRACT

The low mobility and large contact resistance in organic thin-film transistors (OTFTs) are the two major limiting factors in the development of high-performance organic logic circuits. Here, solution-processed high-performance OTFTs and circuits are reported with a polymeric gate dielectric and 6,6 bis (trans-4-butylcyclohexyl)-dinaphtho[2,1-b:2,1-f ]thieno[3,2-b]thiophene (4H-21DNTT) for the organic semiconducting layer. By optimizing and controlling the fabrication conditions, a record high saturation mobility of  $8.8 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  was demonstrated as well as large on/off ratios ( $>10^6$ ) for relatively short channel lengths of  $15 \mu\text{m}$  and an average carrier mobility of  $10.5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  for long channel length OTFTs ( $> 50 \mu\text{m}$ ). The pseudo-CMOS inverter circuit with a channel length of  $15 \mu\text{m}$  exhibited sharp switching characteristics with a high signal gain of 31.5 at a supply voltage of 20 V. In addition to the inverter circuit, NAND logic circuits were further investigated, which also exhibited remarkable logic characteristics, with a high gain, an operating frequency of 5 kHz, and a short propagation delay of  $22.1 \mu\text{s}$ . The uniform and reproducible performance of 4H-21DNTT OTFTs show potential for large-area, low-cost real-world applications on industry-compatible bottom-contact substrates.

## Introduction

Flexible electronics are emerging as a multi-billion dollar industry with a growing number of applications in various fields of smart electronics such as wearable sensors, implantable biomedical devices, health monitors, and flexible displays.<sup>[1-6]</sup> Organic thin film transistors (OTFT) are considered one of the most competent candidates for applications in flexible integrated circuits because of their compatibility with low-cost and low-temperature processing techniques, which are crucial for flexible substrates.<sup>[5-9]</sup> In recent years, research in OTFT technology has led to considerable improvements in OTFT parameters such as charge-carrier mobility ( $\mu$ ), contact resistance ( $R_c$ ), and transistor scaling.<sup>[10-20]</sup> However, to further advance OTFT-based technology for logic circuit applications, enhancement in OTFT parameters and reproducibility and uniformity of device performance is essential in order to demonstrate that sufficient performance advantages can be offered at the device and circuit level compared with TFT counterparts.

Dinaphtho[2,3-b:2,3-f]thieno[3,2-b]thiophene (DNNT) and its derivatives are a promising class of air-stable conjugated semiconductors with large ionization potentials (5.3–5.7 eV) and good mobility. In previous studies, soluble derivatives of DNNT, such as the alkylated DNNT derivative C10-DNNT (2,9-di-decyl-dinaphtho-[2,3-b:2,3-f]-thieno-[3,2-b]-thiophene), have demonstrated a large crystalline domain using solution-processed techniques such as meniscus guided coating, bar coating, and solution shearing edge casting, leading to OTFT devices with hole mobilities up to  $12 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ .<sup>[13,21-24]</sup> Recently, our group reported a new cyclopentyl-substituted DNNT (5H-21DNNT) on a glass substrate with a hole mobility higher than  $15 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  and a 100% reliability factor.<sup>[13]</sup> In this work, we first studied the potential of another derivative of DNNT, 6,6 bis (trans-4-butylcyclohexyl)-dinaphtho[2,1-b:2,1-f]thieno[3,2-b]thiophene (4H-21DNNT), which was deposited using a solution-shearing process on both flexible and rigid glass substrates with a polymeric gate dielectric to study the

influence of substrates on the OTFT performance. Further, to achieve high-frequency circuit operation, it is necessary to downscale the device dimensions, and contact resistance is an important bottleneck limiting OTFT performance for short-channel devices.<sup>[10-12]</sup> For large-area and complex circuit designs, inverted (bottom-gate) device architectures and coplanar (bottom-contact) (BG-BC) OTFTs are more favorable because BG-BC design facilitates fabrication and patterning. The contact resistance is typically higher for bottom contact (BC) devices, as gate field-assisted charge injection is weakened.<sup>[25-27]</sup> We analyzed 4H-21DNTT OTFT performance for different channel lengths, and the contact resistance was estimated using the transmission line method (TLM).

Conventional CMOS logic design requires both n- and p-type devices. For this reason, it is not optimal for OTFT-based circuits because the performance of n-type and p-type OTFTs vary too much in terms of air and bias stability, mobility, and other performance parameters. Therefore, for this study, a zero-VGS load pseudo-CMOS logic design style was used to fabricate pseudo-CMOS inverter and NAND logic circuits.<sup>[28-30]</sup> To realize practical circuit applications using many OTFT devices, it is essential to achieve both high field-effect mobility and uniform electrical characteristics. Although for solution-processable devices, it is challenging to control parameter variation, in this work we report that optimized solution shearing leads to uniform crystalline films of 4H-21DNTT. This allowed us to achieve an average mobility of  $6.4 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  with a small standard deviation of 1.2 for a  $15 \text{ }\mu\text{m}$  channel length (L) BG-BC OTFT. Here, we further demonstrate the capabilities of our high-mobility 4H-21DNTT OTFTs with low contact resistance to enhance the performance characteristics of logic circuits. The inverter and NAND logic circuits were fabricated on glass and flexible substrates using solution sheared highly uniform and crystalline 4H-21DNTT films. Furthermore, this combination of high-performance short-channel devices with small gate-to-contact overlap ( $L_{ov}$ ) and optimized fabrication conditions was instrumental in achieving

improved organic logic circuit performance. The inverter logic circuit reached gain and propagation delay of 31.5  $\mu\text{s}$  and 6.9  $\mu\text{s}$  respectively with good yield and reproducibility. The NAND logic circuit demonstrated sharp input-output characteristics and stable operation at a frequency of 5 kHz and a  $V_{\text{DD}}$  of 20 V.

## Results

### OTFT Devices with solution processed 4H-21DNTT films

For this work, as illustrated in Figure 1c, bottom-gate bottom-contact (BG-BC) OTFTs were fabricated on both rigid glass and 125- $\mu\text{m}$  thick flexible polyethylene naphthalate (PEN) substrates. Patterned aluminum (50 nm) gate electrodes were deposited on cleaned substrates through a shadow mask. Parylene C was selected as the organic gate dielectric layer because it is well known for its environmental stability, low dielectric constant, low defect density, and optimal surface energy for solution shearing with many solvents, and hence is an appropriate selection for bottom gate OTFT configuration. Parylene C was deposited using chemical vapor deposition (CVD) on substrates with patterned gate electrodes. Independently, the relative dielectric constant for Parylene C was estimated to be  $\epsilon_r = 3.1$  from capacitance measurements on a metal insulator metal (MIM) device structure. Au electrodes were deposited through a shadow mask with a channel width (W) of 380–400  $\mu\text{m}$  and various channel lengths (L) ranging from 10  $\mu\text{m}$  to 150  $\mu\text{m}$ . The gold electrodes were treated with 2,3,4,5,6-pentafluorothiophenol (PFBT) thiol-SAM prior to semiconductor deposition in order to modify the contact work function and facilitate charge injection. A thin film of 4H-21DNTT semiconductor (Figure 1b) was deposited using a solution shearing process with a thin glass blade (the schematic of the OSC deposition process is shown in Figure 1d). The glass blade was coated with a thin Teflon layer to make the surface hydrophobic; this prevents OSC from adhering to the blade during solution shearing. In solution shearing technique the deposition parameters such as substrate temperature, concentration of organic semiconductor and blade speed have a major influence on the crystalline film formation. Previous reports on optimization of process parameters for

meniscus-guided coating techniques have shown that to achieve highly crystalline film the optimal coating speed depends on the substrate temperature and the choice of organic semiconductor/solvent system.<sup>[31-36]</sup> In this work, for 4H-21DNTT film optimization we used two concentrations of 4H-21DNTT (0.1 wt% and 0.09 wt%) in o-dichlorobenzene (o-DCB) solvent. The small amount of 4H-21DNTT solution (6  $\mu\text{L}$ ) was inserted in the small gap ( $\sim 100$  -  $200$   $\mu\text{m}$ ) between blade and Parylene C coated substrates (shearing setup in Figure 1d). 4H-21DNTT film was deposited at  $90$   $^{\circ}\text{C}$  substrate temperature for different blade scanning speeds. Figure 2 shows the polarized microscope images of 4H-21DNTT film under different processing conditions. All images were taken under same light intensity therefore the film brightness suggests the thickness of the film. At higher coating speeds voids are observed in the film due to faster scanning speed than the rate of solvent evaporation.<sup>[35]</sup> The voids size is reduced as the coating speed decreases and matches closely with solvent evaporation rate, at a blade speed of  $12.5$   $\mu\text{m}/\text{sec}$  highly ordered 4H-21DNTT film was obtained. For higher solute concentration the 4H-21DNTT film thickness was increased and thick aggregates were formed in the film. The thick aggregates in the semiconductor film are undesirable as it can lower the performance of OTFT device.<sup>[32]</sup> The best optimized condition (0.09 wt% concentration and  $12.5$   $\mu\text{m}/\text{sec}$  blade speed) was selected to achieve a uniform single-crystal 4H-21DNTT thin film with a thickness of a few molecular layers to further investigate the OTFT performance from here on.

The solution-sheared 4H-21DNTT thin film on Parylene C-coated glass substrate was investigated by X-ray diffraction (XRD) to better understand its structure and crystallinity (Figure 1a). The intense and sharp peaks in out-of-plane measurements show the high crystallinity of 4H-21DNTT thin films on the glass/Parylene C substrate. The XRD peaks for 4H-21DNTT can be assigned to (00 $l$ ) reflections. The crystal growth direction corresponds to the crystallographic c-axis of 4H-21DNTT molecules, i.e., nearly perpendicular to the substrate.

The interlayer distance (d-spacing) estimated from the XRD data was 30.1 Å for 4H-21DNTT. The thickness of the mono-layer of 4H-21DNTT estimated from the cross-sectional AFM profile (Figure 1a inset) was approximately 2.9 nm, which is consistent with the single molecular length estimated from XRD. The 4H-21DNTT exhibited similar properties, such as the XRD profile and absorption spectra (Figure S1), to those of the previously reported organic semiconductor 5H-21DNTT.

### **OTFT device characterization**

Figure 3a shows a cross-polarized optical microscope image of 4H-21DNTT on BG-BC OTFT on glass substrate, showing that the large single-crystal morphology of 4H-21DNTT. On rotating the polarizer and analyzer angle by 45°, completely black images were obtained, indicating that the 4H-21DNTT films had good crystallinity and were uniformly oriented. The electrical performance characteristics of 4H-21DNTT BG-BC OTFT fabricated on a glass substrate are summarized in Figure 3. The surface around the channel region was scratched mechanically to reduce the possibility of fringe currents,<sup>[37]</sup> and all the measurements were performed at room temperature (25 °C to 27 °C), in air, and under dark conditions. Figure 3b shows the output characteristics ( $I_D$  vs.  $V_D$ ) for different gate voltages of the 4H-21DNTT OTFT with channel length (L) 80 μm and width (W) 400 μm. Figure 3c shows the transfer characteristics of the 4H-21DNTT OTFT (W/L = 400/80) in the saturation regime ( $V_D = -20$  V) and linear regime ( $V_D = -1$  V); negligible hysteresis was observed in both the output and transfer curves. The saturation ( $\mu_{sat}$ ) and linear ( $\mu_{lin}$ ) mobilities were calculated from the slopes of the fitted lines for the plots of  $(I_D)^{1/2}$  vs.  $V_G$  and  $I_D$  vs.  $V_G$ , respectively. For the 4H-21DNTT OTFT device (Figure 3c), the on/off ratio was greater than  $10^7$  and in the saturation region ( $V_{DS} = -20$  V) the mobility ( $\mu_{sat}$ ) is estimated to be  $13.0 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  with 99.6 % reliability factor ( $r$ )<sup>[38]</sup> and a near zero threshold voltage ( $V_{TH}$ ) of 0.4 V. In the linear region ( $V_{DS} = -1$  V) mobility ( $\mu_{lin}$ ) was estimated to be  $13.6 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  with 98.2% reliability factor ( $r$ ) and a

threshold voltage ( $V_{TH}$ ) of 0.2 V. A plot of mobility (in the saturation and linear regions) vs. gate voltage (Figure 3d) shows a broad flat region over a large gate voltage range, which indicates hardly any nonlinear contact issues. Furthermore, the gate-to-source leakage current ( $I_{GS}$ ) was less than  $10^{-10}$  A. The sub-threshold swing (SS) was determined to be  $158.5 \pm 3$  mV/decade by fitting the exponential region of the drain current in the sub-threshold regime (Figure 3b). Figure S3 shows the electrical characteristics of the 4H-21DNTT OTFT transistor after the substrate had been exposed to ambient air and room temperature for 30 days. The aged device has shown only 14.1 % decrease in mobility and a threshold voltage shift of 0.08 V after 30 days of continuous exposure to air and light. Figure 4a shows a cross-polarized optical microscope image of 4H-21DNTT on BG-BC OTFT on flexible (PEN) substrate, showing that the large single-crystal morphology of 4H-21DNTT is very similar regardless of the type of substrate (glass or PEN). Figure 4b and c show the output and transfer curves of 4H-21DNTT OTFT fabricated on the flexible PEN substrate. The flexible OTFT devices (photograph in Figure 4d) demonstrate negligible hysteresis, good switching behavior with high on-off ratios ( $> 10^7$ ), onset voltages close to 0 V and nearly gate-independent saturation mobility of  $9.4 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  for long channel (85  $\mu\text{m}$ ) and  $6.33 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$  for short channel (15  $\mu\text{m}$ ) devices as shown in Figure 4e.

### **High mobility short channel OTFT and Contact Resistance Analysis**

The output characteristics do not show any apparent nonlinearity at small  $V_{DS}$  voltages, which suggests that the contact resistance of the 4H-21DNTT OTFT device type is low. However, the contact effects become more pronounced and critical for reducing the channel length. The contact resistance ( $R_C$ ) of our bottom-contact OTFTs was evaluated in the linear regime using the transmission line method (TLM). For this purpose, we fabricated 4H-21DNTT OTFT with varying channel lengths ranging from 10 to 150  $\mu\text{m}$ . The total resistance ( $R_{Total}$ ) between the

source and drain electrodes in the TLM is defined as the sum of the channel resistance ( $R_{ch}$ ) and contact resistance ( $R_C$ ) at the source and drain electrodes.

$$R_{Total} = R_{ch} + R_C = \frac{\partial V_{D\_lin}}{\partial I_{D\_lin}} \quad (1)$$

The contact resistance was estimated from the intercept of the linear fit of the channel width normalized total resistance ( $R_{Total}W$ ) vs. channel length (Figure 5a) and calculated using the following equation:

$$R_{Total} \cdot W = R_C \cdot W + \frac{L}{\mu_o C_i (V_{GS} - V_{th})} \quad (2)$$

where  $\mu_o$  is the intrinsic mobility and  $C_i$  is the insulator capacitance. From the slope of the above equation, the intrinsic mobility (i.e., without the influence of contact resistance) of 4H-21DNNT was estimated. The evolution of the channel width normalized contact resistance ( $R_C W$ ) as a function of gate overdrive voltage is plotted in Figure 5b. The channel width normalized contact resistance ( $R_C W$ ) for the 4H-21DNNT device is a minimum of  $\sim 1.01 \text{ k}\Omega\text{cm}$  and  $2.3 \text{ k}\Omega\text{cm}$  at  $V_G$  of  $-20 \text{ V}$  for glass and flexible substrates, respectively, and then typically increases with smaller  $|V_G|$ . These contact resistance values are among the lowest published for a bottom-gate OTFT with a thick gate dielectric layer. OTFT devices without PFBT-treated Au electrodes showed one order higher contact resistance and gate voltage-dependent mobility owing to contact effects. This indicates that the cumulative effect of an improved charge injection due to PFBT-treated S/D electrodes and fewer charge trapping sites at the semiconductor and gate dielectric interface due to highly crystalline and smooth 4H-21DNNT films, contribute to a reduction in the  $R_C$  value and nearly ideal OTFT characteristics. Further reduction of the contact resistance for bottom-contact devices might be possible with very thin gate dielectric layers,<sup>[12,39,40]</sup> however, discussion on gate dielectric thickness is beyond the scope of this report. The intrinsic mobility ( $\mu_o$ ) for 4H-21DNNT BG-BC OTFT is  $14.8 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ . The intrinsic mobility ( $\mu_o$ ) for 4H-21DNNT is close to the saturation and linear mobility

extracted from the slope of the transfer characteristics because of a relatively low contact resistance in our devices.

In order to address the reproducibility and uniformity of the solution-processed 4H-21DNTT OTFTs, the statistical distribution (standard deviations) of the extracted mobilities on glass and flexible PEN substrates for each channel length (10–150  $\mu\text{m}$ ) are compared in Figure 5e. For both flexible and glass substrates, the statistics were calculated from more than 10 devices at each channel length. For all channel lengths, the average mobility of 4H-21DNTT devices was greater than  $5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ . The drop in mobility with decreasing channel length indicates that the contact resistance effect becomes more pronounced for short channel length devices. The transfer characteristics of a short channel OTFT with a 15  $\mu\text{m}$  channel length is shown in Figure 5c (transfer characteristics for each channel length are shown in the supplementary information Figure S2). The mobility (in the saturation and linear regions) vs. gate voltage plot (Figure 5d) shows a broad flat region with slight gate voltage dependence, which indicates hardly any nonlinear contact issues even for 10  $\mu\text{m}$  channel length. The highest extracted field-effect mobilities for 15  $\mu\text{m}$  and 10  $\mu\text{m}$  channel lengths ( $L$ ) were 8.8 and  $6.9 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  respectively, which to the best of our knowledge is the highest short channel mobility reported for BG-BC OTFTs with solution processed OSC layers compared to previous reports<sup>[12-20, 39-59]</sup> (as shown in the graph in Figure 1e). The mobility value achieved for 4H-21 DNTT is comparable to that of the top-performing p-type OTFTs reported in the literature.

### **Inverter Logic Circuit Performance based on 4H-21DNTT OTFT**

To further assess the robustness and applicability of our 4H-21DNTT OTFTs in complex integrated circuits, we first evaluated the inverter logic gate, which is the basic component of digital circuits. The modern CMOS design style is unsuitable for OTFT-based circuits because of the large difference in the performance and stability of p-type versus n-type OTFTs. Therefore, for this work, we employed a pseudo-CMOS configuration as it uses unipolar TFTs.

[28-30,60] A schematic of the pseudo-CMOS inverter with zero-VGS load logic (pseudo-D) is shown in Figure 6a. The zero-VGS load logic requires depletion mode TFTs (i.e., normally ON TFT devices at  $V_{GS} = 0V$  or a positive on-set voltage for p-type OTFT). Its advantage is its high noise margin, which allows more circuit robustness against process variations compared to diode-load logic design. The pseudo-CMOS inverter is composed of four p-type OTFTs (M1, M2, M3, and M4) with varied W/L ratios (Figure 6a). The channel length of each OTFT was  $15\ \mu\text{m}$ , the channel widths for transistors M1, M2, M3, and M4 were 300, 300, 600, and 600  $\mu\text{m}$ , respectively, and the gate-to-source and gate-to-drain overlap ( $L_{ov}$ ) was 30  $\mu\text{m}$ . An image of the fabricated pseudo-CMOS inverter is shown in Figure 6b. For static characterization of the fabricated inverter voltage transfer characteristics, the sweeping input voltage signals for different bias voltages ( $V_{DD} = -V_{SS}$ ) between -5 V to -20 V (Figure 6c). Sharp switching characteristics with little hysteresis were obtained for the 4H-21DNTT OTFT-based inverter. The voltage gain is defined as  $\Delta V_{OUT}/\Delta V_{IN}$  and it is estimated to be 31.57 and 32.1 at a supply voltage of -20V for glass and flexible substrates, respectively (flexible inverter characteristics are listed in supplementary Figure S6). The trip point ( $V_{Trip}$ ) of the inverter is defined as the voltage at which  $V_{OUT} = V_{IN}$ . Trip points were estimated to be 16.3 V and 16.8 V at a supply voltage of -20 V, for glass and flexible substrates, respectively. The ideal trip point of a pseudo-CMOS inverter is equal to half of the supply voltage ( $V_{DD}/2$ ).

Figure 6d shows the transient characteristics of the inverter on the glass substrate using a 30 V square wave input signal ( $V_{in}$ ) with a frequency of 5 kHz and a bias voltage ( $V_{DD} = V_{SS}$ ) of 20 V (flexible inverter supplementary information Figure S6). The average high-to-low and low-to-high propagation delays ( $\tau_{pd}$ ) (supplementary information Figure S5 and S8) of our inverter circuits were 6.9  $\mu\text{s}$  and 18.8  $\mu\text{s}$ , respectively. The rise ( $\tau_r$ ) and fall ( $\tau_f$ ) time constants were determined by fitting exponential functions to the measured transient output voltage signal. A rise time of 35  $\mu\text{s}$  and a fall time of 29.8  $\mu\text{s}$  were observed for glass substrate, while

a rise time of 72.7  $\mu\text{s}$  and a fall time of 59.4  $\mu\text{s}$  were observed for flexible (PEN) substrate, for a supply voltage of 20 V (supplementary information Figure S4 and S7).

### **NAND Logic circuit performance based on 4H-21DNTT OTFT**

To further demonstrate the potential of 4H-21DNTT OTFT and assess the reproducibility of our fabrication process, we studied the performance of a pseudo-CMOS based NAND circuit, which is a basic building block to configure D-FF, shift registers, and counters. A schematic of the pseudo-CMOS logic-based NAND circuit is shown in Figure 7a. The NAND circuit is composed of six p-type OTFTs (T1, T2, T3, T4, T5, and T6) with various W/L ratios. The channel length of each OTFT was 15  $\mu\text{m}$ , the channel widths for transistors T1, T2, T3, T4, T5, and T6 were 300, 300, 600, 600, 1200, and 1200  $\mu\text{m}$ , respectively, and the gate-to-source and gate-to-drain overlap ( $L_{ov}$ ) was 30  $\mu\text{m}$ . An image of the fabricated NAND circuit is shown in Figure 7b. Figure 7c shows the static input-output voltage characteristics of NAND circuit (i) at a bias voltage of -20 V ( $V_{SS} = -V_{DD}$ ) with input  $V_B$  swept linearly from 0 to 30 V for two  $V_A$  inputs of 0 V and 20 V, and ii) at a bias voltage of -10 V (tuning voltage  $V_{SS} = -V_{DD}$ ) with input  $V_B$  swept linearly from 0 to 20 V for two  $V_A$  inputs of 0 V and -10 V. At fixed  $V_A$  inputs of -20 V and -10 V, the pseudo-CMOS-based NAND circuit exhibited good switching characteristics with small hysteresis. The NAND circuit showed voltage gains of 21.7 and 22.6 at a supply voltage of -20V for glass and flexible substrates, respectively (see Figure S11 supplementary information for flexible NAND characteristics). The trip points of the input  $V_A$  were 16.8 V and 16.3 V at a supply voltage of -20 V for glass and flexible substrates, respectively, which is close to the ideal value of  $V_{DD}/2$ . It can be seen from the static characteristics that when both inputs are logic high ( $V_A = 20/10$  V and  $V_B \geq 20/10$  V), the output voltage is logic low ( $V_{OUT} < 0.2\text{V}$ ), and when the input  $V_A$  is low ( $V_A = 0\text{V}$ ), for both high- and low-input  $V_B$  (i.e.,  $V_B$  0–30 V), the output voltage is always logic high ( $V_{OUT} > 0.2\text{V}$ ), demonstrating good NAND device characteristics.

The dynamic performance of the NAND logic circuit was evaluated by applying two square-wave input signals ( $V_A$  and  $V_B$ ) of amplitude 30 V;  $V_A$  with a frequency of 0.5 kHz and  $V_B$  with a frequency of 5 kHz. (Figure 7d and Figure S11b). The average high-to-low and low-to-high propagation delays ( $\tau_{pd}$ ) of the NAND circuits were measured to be 26.2  $\mu\text{s}$  and 22.1  $\mu\text{s}$ , respectively (supplementary information Figure S10). Rise and fall times of 46.6  $\mu\text{s}$  and 56.8  $\mu\text{s}$  for glass substrate were observed for a supply voltage of 20 V (supplementary information Figure S9 and S12). The combination of further reductions in contact resistance and an enhancement in mobility for short-channel OTFT devices is expected to yield even higher dynamic logic circuit performance.

## Discussion

In the presented work, we have successfully demonstrated 4H-21DNTT bottom-contact OTFTs fabricated on flexible (PEN) and glass substrates with a low contact resistance of 1  $\text{k}\Omega\text{cm}$ , and we recorded a high mobility of  $8.8 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  for a short channel length of 15  $\mu\text{m}$ . High-quality 4H-21DNTT thin films with long single crystal domains on both flexible and glass substrates were obtained by temperature and speed-controlled solution shearing. We confirmed that high-quality OSC films in conjunction with an improved charge injection due to PFBT-treated Au electrodes resulted in lowering the contact resistance of the bottom-contact TFTs and enabled higher frequency operation in OTFT logic circuits. Furthermore, we fabricated a pseudo-CMOS architecture-based inverter and NAND logic circuit and obtained signal-propagation delays of 32.7  $\mu\text{s}$  and 70.1  $\mu\text{s}$ , respectively, at a bias voltage ( $V_{DD} = -V_{SS}$ ) of 20 V, for bottom-contact 4H-21DNTT TFTs fabricated on flexible PEN substrates. We demonstrated an improvement in short-channel 4H-21DNTT OTFT mobility along with a reduction in contact resistance, which is essential for the operation of high-frequency logic circuits. The demonstration of such performance and its achievement using a bottom contact solution processed OTFT with thick gate dielectric presents an achievable pathway towards all-printed,

low-cost, industrial production of high resolution OTFTs for driving flexible displays, sensor chips, and RFID applications.

## Methods

**Materials:** The 2,3,4,5,6-pentafluorothiophenol (PFBT) and solvents were obtained from Sigma-Aldrich and were used without further purification. The organic semiconductor 4H - 21DNNTT was synthesized and purified and supplied by Ushio Chemix.

**OTFT and logic circuit fabrication:** The glass substrates were sequentially cleaned prior to the use by ultrasonication with detergent, deionized water, acetone, and isopropanol for 10 min each and blown dried with nitrogen (99.99%) and the substrates were further cleaned with UV ozone for 10 min. The same method was used to fabricate all OTFTs and inverter and NAND logic circuits on glass and PEN substrates presented in this work. Aluminium (Al) gate electrodes (50 nm) were vacuum deposited continuously through a shadow mask onto the substrates. Parylene C gate dielectric ( $\approx 550$  nm) was deposited on Al gate electrodes using chemical vapor deposition (CVD) system. Gold (Au) source-drain (S/D) electrodes (50 nm) were thermally deposited in vacuum through a shadow mask onto gate dielectric/gate substrate, to fabricate bottom-gate, bottom-contact configuration device. The Au electrodes were subsequently treated with 5mM PFBT in 2-propanol to form a self-assembled monolayer (SAM) layer on Au electrodes. The OTFT channel width was in range of 380 – 400  $\mu\text{m}$ , while channel length varied between 10  $\mu\text{m}$  to 150  $\mu\text{m}$ . Channel lengths for all inverter and NAND logic circuit devices were 15  $\mu\text{m}$ . The PFBT monolayer improves the wetting property of Au during and substantially reduces the contact resistance value and improves OTFT performance. Finally, 6,6 bis (trans-4-butylcyclohexyl)-dinaphtho[2,1-b:2,1-f ]thieno[3,2-b]thiophene (4H-21DNNTT) organic semiconductor thin film was solution coated using a home-built solution shearing setup as shown in Figure 1d. The substrate is kept on a hot plate with temperature 90 °C and solution was injected into the gap space  $\approx 100$   $\mu\text{m}$  between blade and substrate. To

fabricate large crystalline film of 4H-21DNTT with no gaps, temperature, solute concentration and blade scanning speed were optimized such that the solution drying speed is approximately the same as scanning speed (Figure 2). During the solution shearing process, the same volume of solution was injected in the gap for each transistor in order to keep the meniscus shape constant which is important in achieving good reproducibility and less variation in the OTFT performance parameters.

**Thin film characterization and OTFT electrical measurements:** Film thickness and surface morphology were measured using AFM (SPI3800N SPA 500 AFM probe station). The out-of-plane XRD analysis of the 4H -21DNTT films was performed on a Rigaku Smartlab XRD with 9 kW X-ray power and the sample was scanned for  $2\theta$  values ranging from 0 - 25°. Crystal orientation and uniformity were characterized by a polarized optical microscope (Nikon Eclipse LV100ND). The OTFT and logic circuit device fabrication, storage and measurement were performed at ambient condition (relative humidity 65% and with controlled temperature ranging from 25 °C to 27 °C). The transfer and output characteristics of the OTFT and logic circuit devices were measured at room temperature in air with a Keithley 4200 semiconducting parameter analyzer. Field-effect mobility was calculated in the saturation ( $V_D = -20$  V) and linear regime ( $V_D = -1$  V) from the linear fitting to plots of  $\sqrt{I_D}$  versus  $V_G$  and  $I_D$  versus  $V_G$ , respectively using following equations:

$$\text{Saturation Regime: } \sqrt{I_D} = \sqrt{\mu_{sat}} \sqrt{\frac{WC_i}{2L}} (V_G - V_{TH}) \quad (3)$$

$$\text{Linear Regime: } I_D = \mu_{lin} \frac{WC_i}{L} ((V_G - V_{TH})V_D) \quad (4)$$

The reliability factor was calculated using following equation,<sup>[38]</sup>

$$r = \frac{\mu_{effective}}{\mu_{claimed}} = \left( \frac{\sqrt{|I_D^{max}|} - \sqrt{|I_D^0|}}{|V_G^{max}|} \right)^2 / \left( \frac{\partial \sqrt{|I_D|}}{\partial V_G} \right)_{claimed}^2 \quad (5)$$

A Tektronix AFG1022 function generator, a Tektronix TBS1104 digital oscilloscope, and an Agilent 33502A amplifier were used to assess the transient performance of the inverters and NAND logic circuits.

## References

1. Ling, Y. et al. Disruptive, Soft, Wearable Sensors. *Adv. Mater.* 32, 1904664 (2019).
2. Kim, J., Campbell, A.S., de Ávila, B.EF. Wang, J. Wearable biosensors for healthcare monitoring. *Nat. Biotechnol.* 37, 389–406 (2019).
3. Bilgaiyan, A. et al. Enhancing Small-Molecule Organic Photodetector Performance for Reflectance-Mode Photoplethysmography Sensor Applications. *ACS Appl. Electron. Mater.* 2(5), 1280–1288 (2020).
4. Dai, Y., Hu, H., Wang, M., Xu, J. & Wang, S. Stretchable transistors and functional circuits for human-integrated electronics. *Nat. Electron.* (2021). <https://doi.org/10.1038/s41928-020-00513-5>
5. Zhu, H. H., Shin, E.-S., Liu, A., Ji, D., Xu, Y. & Noh, Y.-Y., Printable Semiconductors for Backplane TFTs of Flexible OLED Displays. *Adv. Funct. Mater.* 30, 1904588 (2020).
6. Lai, S. et al. A plastic electronic circuit based on low voltage, organic thin-film transistors for monitoring the X-Ray checking history of luggage in airports, *Org. Electron.* 58, 263 (2018).
7. Sirringhaus, H. Organic Field-Effect Transistors: The Path Beyond Amorphous Silicon. *Adv. Mater.* 26, 1319-1335 (2014).

8. Klauk, H. Organic thin-film transistors. *Chem. Soc. Rev.* **39**, 2643 (2010).
9. Khan, Y. et al. A New Frontier of Printed Electronics: Flexible Hybrid Electronics. *Adv. Mater.* **32**, 1905279 (2020).
10. Klauk, H. Will We See Gigahertz Organic Transistors? *Adv. Electron. Mater.* **4**, 1700474 (2018).
11. Paterson, P.A.F. et al. Recent Progress in High-Mobility Organic Transistors: A Reality Check. *Adv. Mater.* **30**, 1801079 (2018).
12. Borchert J.W. et al. Small contact resistance and high-frequency operation of flexible low-voltage inverted coplanar organic transistors. *Nat. Commun.* **10**, 1119 (2019).
13. Bilgaiyan, A., Cho, S., Abiko, M., Watanabe, K. & Mizukami, M. Solution Processed Organic Transistors on Polymeric Gate Dielectric with Mobility Exceeding  $15 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . *Phys. Status Solidi RRL*, **14**, 2000156 (2020).
14. Zschieschang, U. et al. Stencil lithography for organic thin-film transistors with a channel length of 300 nm. *Org. Electron.* **61**, 65-69 (2018).
15. Stadlober, B. et al. Orders-of-Magnitude Reduction of the Contact Resistance in Short-Channel Hot Embossed Organic Thin Film Transistors by Oxidative Treatment of Au-Electrodes. *Adv. Funct. Mater.* **17**, 2687, (2007).
16. Kraft, U. et al. Detailed analysis and contact properties of low-voltage organic thin-film transistors based on dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNNTT) and its didecyl and diphenyl derivatives. *Org. Electron.* **35**, 33-40 (2016).
17. Xu, W. et al. Flexible All-organic, All-solution Processed Thin Film Transistor Array with Ultrashort Channel. *Sci. Rep.* **6**, 29055 (2016).
18. Fukuda, K. et al. Reverse-Offset Printing Optimized for Scalable Organic Thin-Film Transistors with Submicrometer Channel Lengths. *Adv. Electron. Mater.* **1**, 1500145 (2015).

19. Yi, H., Payne, M., Anthony, & J. Podzorov, V. Ultra-flexible solution-processed organic field-effect transistors. *Nat Commun* **3**, 1259 (2012).
20. Fukuda, K., Takeda, Y., Mizukami, M., Kumaki, D. & Tokito, S. Fully Solution-Processed Flexible Organic Thin Film Transistor Arrays with High Mobility and Exceptional Uniformity. *Sci Rep* **4**, 3947 (2014).
21. Kang, M. J., Miyazaki, E., Osaka, I. & Takimiya, K. Nakao A. Diphenyl Derivatives of Dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene: Organic Semiconductors for Thermally Stable Thin-Film Transistors. *ACS Appl. Mater. Interfaces* **5** (7), 2331-2336 (2013).
22. Zhou, Z. et al. Field-Effect Transistors Based on 2D Organic Semiconductors Developed by a Hybrid Deposition Method. *Adv. Sci.* **6**, 1900775 (2019).
23. Nakayama, K. et al. Patternable solution-crystallized organic transistors with high charge carrier mobility. *Adv. Mater.* **23**, 1626-1629 (2011).
24. Kang, M.J. et al. Alkylated Dinaphtho[2,3-b:2',3'-f]Thieno[3,2-b]Thiophenes ( $C_n$ -DNTTs): organic semiconductors for high-performance thin-film transistors. *Adv. Mater.* **23**, 1222-1225 (2011).
25. Shim, C.H., Maruoka, F. & Hattori, R. Structural analysis on organic thin-film transistor with device simulation. *IEEE Trans. Electron Devices* **57**, 195–200 (2010).
26. Gruber, M., Zojer, E., Schürer, F. & Zojer, K. Impact of Materials versus Geometric Parameters on the Contact Resistance in Organic Thin-Film Transistors. *Adv. Funct. Mater.* **23**, 2941 (2013).
27. Kim, C.H., Bonnassieux, Y. & Horowitz, G. Fundamental benefits of the staggered geometry for organic field-effect transistors. *IEEE Electron Device Lett.* **32**, 1302–1304 (2011).

28. Huang, T. et al. Pseudo-CMOS: A design style for low-cost and robust flexible electronics. *IEEE Trans. Electron Devices* **58**, 141-150 (2011).
29. Takeda, Y. et al. Integrated circuits using fully solution-processed organic TFT devices with printed silver electrodes. *Org. Electron.* **14**, 3362-3370 (2013).
30. Zhao, Q. et al. Noise margin, delay, and power model for pseudo-CMOS TFT logic circuits *IEEE Trans. Electron Devices* **64**, 2635–2642 (2017).
31. Jang, J. et al. Highly Crystalline Soluble Acene Crystal Arrays for Organic Transistors: Mechanism of Crystal Growth During Dip-Coating. *Adv. Funct. Mater.* **22**, 1005 (2012).
32. Janneck, R., Karagiannis, D., Heremans, P., Genoe, J. & Rolin, C. Influence of Solute Concentration on Meniscus-Guided Coating of Highly Crystalline Organic Thin Films. *Adv. Mater. Interfaces* **6**, 1900614 (2019).
33. Rogowski, R. Z., Dzwilewski, A., Kemerink, M. & Darhuber, A.A. Solution Processing of Semiconducting Organic Molecules for Tailored Charge Transport Properties. *J. Phys. Chem. C* **115**, 11758 (2011).
34. Su, Y., Gao, X., Liu, J., Xing, R. & Han, Y. Uniaxial alignment of triisopropylsilylethynyl pentacene via zone-casting technique. *Phys. Chem. Chem. Phys.* **15**, 14396 (2013).
35. Janneck, R., Vercesi, F., Heremans, P., Genoe, J. & Rolin, C. Predictive Model for the Meniscus-Guided Coating of High-Quality Organic Single-Crystalline Thin Films. *Adv. Mater.* **28**, 8007-8013 (2016).
36. Zhang, Z., Peng, B., Ji, X., Pei, K. & Chan, P.K.L. Marangoni-Effect-Assisted Bar-Coating Method for High-Quality Organic Crystals with Compressive and Tensile Strains. *Adv. Funct. Mater.* **27**, 1703443 (2017).

37. Pei, K., Chen, M., Zhou, Z., Li, H. & Chan, P. K. Overestimation of Carrier Mobility in Organic Thin Film Transistors Due to Unaccounted Fringe Currents. *ACS Appl. Electron. Mater.* **1**, 379 (2019).
38. Choi, H.H., Cho, K., Frisbie, C.D., Sirringhaus, H. & Podzorov, V. Critical assessment of charge mobility extraction in FETs. *Nat. Mater.* **17**, 2–7 (2018).
39. Borchert, J.W. et al. Flexible low-voltage high-frequency organic thin-film transistors. *Sci. Adv.* **6**, eaaz5156 (2020).
40. Zschieschang, U. et al. Flexible low-voltage organic thin-film transistors and circuits based on C10-DNTT. *J. Mater. Chem.* **22**, 4273-4277 (2012).
41. Yoshimura, Y., Takeda, Y., Fukuda, K., Kumaki, D. & Tokito, S. High-speed operation in printed organic inverter circuits with short channel length. *Org. Electron.* **15**, 2696-2701 (2014).
42. Shiwaku, R. et al. Printed 2 V-operating organic inverter arrays employing a small-molecule/polymer blend. *Sci Rep* **6**, 34723 (2016).
43. Janneck R. et al. Integration of highly crystalline C8-BTBT thin-films into simple logic gates and circuits. *Org. Electron.* **67**, 64-71 (2019).
44. T. Zaki et al. A 3.3 V 6-Bit 100 kS/s Current-Steering Digital-to-Analog Converter Using Organic P-Type Thin-Film Transistors on Glass. *IEEE Journal of Solid-State Circuits*, **47**, 292-300 (2012).
45. Klauk, H., Zschieschang, U., Pflaum, J. & Halik M. Ultralow-power organic complementary circuits. *Nature* **445**, 745–748 (2007).
46. Myny, K. et al. Organic RFID transponder chip with data rate compatible with electronic product coding. *Org. Electron.* **11**, 1176-1179 (2010).
47. Fukuda, K. et al, Organic Pseudo-CMOS Circuits for Low-Voltage Large-Gain High-Speed Operation. *IEEE Electron Device Lett.* **32**, 1448-1450 (2011).

48. Uno, M. et al. High-Yield, Highly Uniform Solution-Processed Organic Transistors Integrated into Flexible Organic Circuits. *Adv. Electron. Mater.* **3**, 1600410 (2017).
49. Elsobky, M. et al. A digital library for a flexible low-voltage organic thin-film transistor technology. *Org. Electron.* **50**, 491-498 (2017).
50. Yamamura, Y. et al. Painting Integrated Complementary Logic Circuits for Single-Crystal Organic Transistors: A Demonstration of a Digital Wireless Communication Sensing Tag. *Adv. Electron. Mater.* **3**, 1600456 (2017).
51. Takeda, Y. et al. Organic Complementary Inverter Circuits Fabricated with Reverse Offset Printing. *Adv. Electron. Mater.* **4**, 1700313 (2018).
52. Ogier, S.D. et al. Uniform, high performance, solution processed organic thin-film transistors integrated in 1 MHz frequency ring oscillators. *Org. Electron.* **54**, 40-47 (2018).
53. Elsobky, M. et al. Ultra-thin smart electronic skin based on hybrid system-in-foil concept combining three flexible electronics technologies. *Electron. Lett.* **54**, 338-340 (2018).
54. Takeda, Y. et al. Ultra-thin smart electronic skin based on hybrid system-in-foil concept combining three flexible electronics technologies. *Appl. Sci.* **8**, 1331 (2018).
55. Seifaei, M. Modified Bootstrap Switching Scheme for Organic Digital Integrated Circuits. *IEEE Journal of Solid-State Circuits* **2**, 219-222 (2019).
56. Kondo, M. et al. Imperceptible magnetic sensor matrix system integrated with organic driver and amplifier circuits. *Sci. Adv.* **6**, eaay6094 (2020).
57. Zhang, X. et al. Molecular origin of high field-effect mobility in an indacenodithiophene–benzothiadiazole copolymer. *Nat. Commun.* **4**, 2238 (2013).

58. McCall, K.L. et al. High Performance Organic Transistors Using Small Molecule Semiconductors and High Permittivity Semiconducting Polymers. *Adv. Funct. Mater.* **24**, 3067-3074 (2014).
59. Feng, L. et al. Solution Processed High Performance Short Channel Organic Thin-Film Transistors with Excellent Uniformity and Ultra-low Contact Resistance for Logic and Display. *2018 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, 2018, 38.3.1-38.3.4, doi: 10.1109/IEDM.2018.8614683.
60. Cho, S.I., Bilgaiyan, A., Abulikemu, A. & Mizukami, M. Design of Gate Driver Using Monte Carlo Simulation for Mobility Variation in Organic Thin-Film Transistors. *Sci. Adv. Mater.* **12**, 1868-1875 (2020).

### **Acknowledgements**

This work was supported by JST-OPERA Program Grant Number JPMJOP1844, Japan. We thank Ushio Chemix for providing organic semiconductor materials (4H-21DNNTT).


### **Author Contributions**

A.B., S.I.C. and M.M. devised the experimental plan of the study. A.B. fabricated the OTFT devices and circuits, performed the morphological and electrical measurements, and analyzed the data. A.B. and M.M. wrote the manuscript that incorporated comments from all the authors. S.I.C. designed the OTFT logic circuit layouts. M.A. and K.W. were involved in the sample preparation. M.M. motivated and supervised this project. All authors discussed the results and contributed to the development of the final manuscript.


### **Additional Information**

**Supplementary Information** accompanies this paper.


**Competing Interests:** The authors declare no competing financial interest.




**Figure 1.** (a) Out of plane XRD profile of 4H-21DNNTT films on Parylene C/glass substrate fabricated by solution shearing and cross-sectional AFM profile of one monolayer of 4H-21DNNTT film (inset). (b) Molecular structure of 4H-21DNNTT. (c) Device Schematic of 4H-21DNNTT OTFT with bottom-gate, bottom-contact architecture. (d) Schematic illustration of solution shearing set-up. (e) Literature overview of OTFT mobility for short channel length devices for channel length in range of 300 nm - 50  $\mu\text{m}$ .<sup>[12-20, 39-59]</sup>




**Figure 2.** Characterization of 4H-21DNTT films deposited from solution shearing at different blade scanning speed (a-c) Polarized microscopy images of 4H-21DNTT film at 0.1 wt % concentration in o-DCB solution (d-f) Polarized microscopy images of 4H-21DNTT film at 0.09 wt % concentration in o-DCB solution




**Figure 3.** (a) Polarized optical microscopy (POM) images of the 4H-21DNTT crystalline film deposited on channel region defined by Au bottom contacts on Parylene C/glass substrate. (b) Output characteristics 4H-21DNTT OTFT at different gate bias voltage. (c) Transfer characteristics of the 4H-21DNTT OTFT devices ( $W/L = 400 \mu\text{m}/80 \mu\text{m}$ ) on Parylene C/glass substrate in the saturation region ( $V_D = -20 \text{ V}$ )  $\mu_{\text{sat}} = 13.0 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$  and linear region ( $V_D = -1 \text{ V}$ )  $\mu_{\text{lin}} = 13.6 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$ . (d) Saturation and linear mobility vs gate voltage plot for 4H-21DNTT OTFT prepared by shearing on Parylene C/glass substrate.




**Figure 4.** (a) Polarized optical microscopy (POM) images of the 4H-21DNTT crystalline film deposited on channel region defined by Au bottom contacts on Parylene C/flexible (PEN) substrate. (b) Output characteristics 4H-21DNTT OTFT at different gate bias voltage. (c) Transfer characteristics of the 4H-21DNTT OTFT devices ( $W/L = 450 \mu\text{m}/85 \mu\text{m}$  and  $15 \mu\text{m}$ ) on Parylene C/ flexible (PEN) substrate in the saturation region ( $V_D = -20 \text{ V}$ )  $\mu_{\text{sat}} (L = 85 \mu\text{m}) = 9.40 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$  and  $\mu_{\text{sat}} (L = 15 \mu\text{m}) = 6.33 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$ . (d) Photograph of OTFT fabricated on flexible PEN substrate. (e) Saturation mobility ( $L = 85 \mu\text{m}$  and  $15 \mu\text{m}$ ) vs gate voltage plot for 4H-21DNTT OTFT prepared by shearing on Parylene C/ flexible (PEN) substrate.



**Figure 5.** (a) Total device resistance ( $R_{TOTAL}W$ ) plotted as a function of the channel length for 4H-21DNNTT OTFT for various gate overdrive voltages ( $V_G - V_{TH}$ ). (b) Contact resistance calculated using the transmission line method (TLM) plotted as a function of gate overdrive voltages ( $V_G - V_{TH}$ ). (c) Transfer characteristics of the 4H-21DNNTT OTFT devices ( $W/L = 450 \mu\text{m}/15 \mu\text{m}$ ) on Parylene C/glass substrate in the saturation region ( $V_D = -20$  V)  $\mu_{sat} = 8.8 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$  and linear region ( $V_D = -1$  V)  $\mu_{lin} = 6.8 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$ . (d) Saturation and linear mobility vs gate voltage plot for 4H-21DNNTT OTFT prepared by shearing on Parylene C/glass substrate. (e) Average mobility with standard deviation vs channel length for 4H-21DNNTT OTFT on both glass and flexible (PEN) substrate (For each channel length over 10 devices were used to calculate average mobility).




**Figure 6.** Inverter circuit design and characteristics (a) Circuit schematic of zero- $V_{GS}$ -load p-type pseudo-CMOS inverter. (b) Photograph of fabricated inverter circuit. (c) Measured output voltage ( $V_{OUT}$ ) and small-signal gain as a function of input voltage ( $V_{IN}$ ) for supply voltages ( $V_{DD}$ ) between -5 and -20 V. (d) Dynamic response of zero- $V_{GS}$ -load p-type pseudo-CMOS inverter with input signal frequency of 5 kHz.




**Figure 7.** NAND logic circuit design and characteristics (a) Circuit schematic of NAND device with zero- $V_{GS}$ -load p-type pseudo-CMOS design. (b) Photograph of fabricated NAND circuit. (c) Measured output voltage ( $V_{OUT}$ ) and small-signal gain as a function of input voltage B ( $V_{IN\_B}$ ) for input voltage A  $V_{IN\_A} = 0$  V and  $V_{IN\_A} = 10$  V when  $V_{DD} = -10$  V and  $V_{IN\_A} = 20$  V when  $V_{DD} = -20$  V. (d) Dynamic response of NAND logic circuit with input signals of frequencies,  $V_{IN\_A} = 0.5$  kHz and  $V_{IN\_A} = 5$  kHz.

# Figures



**Figure 1**

(a) Out of plane XRD profile of 4H-21DNTT films on Parylene C/glass substrate fabricated by solution shearing and cross-sectional AFM profile of one monolayer of 4H-21DNTT film (inset). (b) Molecular structure of 4H-21DNTT. (c) Device Schematic of 4H-21DNTT OTFT with bottom-gate, bottom-contact architecture. (d) Schematic illustration of solution shearing set-up. (e) Literature overview of OTFT mobility for short channel length devices for channel length in range of 300 nm - 50  $\mu\text{m}$ . [12-20, 39-59]



**Figure 2**

Characterization of 4H-21DNTT films deposited from solution shearing at different blade scanning speed  
(a-c) Polarized microscopy images of 4H-21DNTT film at 0.1 wt % concentration in o-DCB solution (d-f)  
Polarized microscopy images of 4H-21DNTT film at 0.09 wt % concentration in o-DCB solution




Figure 3

(a) Polarized optical microscopy (POM) images of the 4H-21DNTT crystalline film deposited on channel region defined by Au bottom contacts on Parylene C/glass substrate. (b) Output characteristics 4H-21DNTT OTFT at different gate bias voltage. (c) Transfer characteristics of the 4H-21DNTT OTFT devices ( $W/L = 400 \mu\text{m}/80 \mu\text{m}$ ) on Parylene C/glass substrate in the saturation region ( $V_D = -20$  V)  $\mu_{\text{sat}} = 13.0 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and linear region ( $V_D = -1$  V)  $\mu_{\text{lin}} = 13.6 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . (d) Saturation and linear mobility vs gate voltage plot for 4H-21DNTT OTFT prepared by shearing on Parylene C/glass substrate.




Figure 4

(a) Polarized optical microscopy (POM) images of the 4H-21DNTT crystalline film deposited on channel region defined by Au bottom contacts on Parylene C/flexible (PEN) substrate. (b) Output characteristics 4H-21DNTT OTFT at different gate bias voltage. (c) Transfer characteristics of the 4H-21DNTT OTFT devices ( $W/L = 450 \mu\text{m}/85 \mu\text{m}$  and  $15 \mu\text{m}$ ) on Parylene C/ flexible (PEN) substrate in the saturation region ( $V_D = -20 \text{ V}$ )  $\mu\text{sat}$  ( $L = 85 \mu\text{m}$ ) =  $9.40 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$  and  $\mu\text{sat}$  ( $L = 15 \mu\text{m}$ ) =  $6.33 \text{ cm}^2 \text{ V}^{-1}\text{s}^{-1}$ . (d) Photograph of OTFT fabricated on flexible PEN substrate. (e) Saturation mobility ( $L = 85 \mu\text{m}$  and  $15 \mu\text{m}$ ) vs gate voltage plot for 4H-21DNTT OTFT prepared by shearing on Parylene C/ flexible (PEN) substrate.




Figure 5

(a) Total device resistance ( $R_{TOTAL} W$ ) plotted as a function of the channel length for 4H-21DNNTT OTFT for various gate overdrive voltages ( $V_G - V_{TH}$ ). (b) Contact resistance calculated using the transmission line method (TLM) plotted as a function of gate overdrive voltages ( $V_G - V_{TH}$ ). (c) Transfer characteristics of the 4H-21DNNTT OTFT devices ( $W/L = 450 \mu\text{m}/15 \mu\text{m}$ ) on Parylene C/glass substrate in the saturation region ( $V_D = -20$  V)  $\mu_{sat} = 8.8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and linear region ( $V_D = -1$  V)  $\mu_{lin} = 6.8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . (d) Saturation and linear mobility vs gate voltage plot for 4H-21DNNTT OTFT prepared by shearing on Parylene C/glass substrate. (e) Average mobility with standard deviation vs channel length for 4H-21DNNTT OTFT on both glass and flexible (PEN) substrate (For each channel length over 10 devices were used to calculate average mobility).




Figure 6

Inverter circuit design and characteristics (a) Circuit schematic of zero-VGS-load p-type pseudo-CMOS inverter. (b) Photograph of fabricated inverter circuit. (c) Measured output voltage ( $V_{OUT}$ ) and small-signal gain as a function of input voltage ( $V_{IN}$ ) for supply voltages ( $V_{DD}$ ) between -5 and -20 V. (d) Dynamic response of zero-VGS-load p-type pseudo-CMOS inverter with input signal frequency of 5 kHz.




Figure 7

NAND logic circuit design and characteristics (a) Circuit schematic of NAND device with zero-VGS-load p-type pseudo-CMOS design. (b) Photograph of fabricated NAND circuit. (c) Measured output voltage ( $V_{OUT}$ ) and small-signal gain as a function of input voltage B ( $V_{IN\_B}$ ) for input voltage A  $V_{IN\_A} = 0$  V and  $V_{IN\_A} = 10$  V when  $V_{DD} = -10$  V and  $V_{IN\_A} = 20$  V when  $V_{DD} = -20$  V. (d) Dynamic response of NAND logic circuit with input signals of frequencies,  $V_{IN\_A} = 0.5$  kHz and  $V_{IN\_A} = 5$  kHz.

## Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [SupplementaryInformation.pdf](#)