

A Novel Placement Method for Mini-Scale Passive Components in Surface Mount Technology

Jingxi He

Binghamton University

Yuqiao Cen

Binghamton University

Yuanyuan Li

Binghamton University

Shrouq Alelaumi

Binghamton University

Daehan Won (✉ dhwon@binghamton.edu)

Binghamton University <https://orcid.org/0000-0002-2566-8061>

Research Article

Keywords: SMT assembly, mini-scale passive components, pick-and-place, place-on-pad, place-on-paste

Posted Date: February 9th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-162731/v1>

License:   This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

A novel placement method for mini-scale passive components in surface mount technology

Jingxi He, Yuqiao Cen, Yuanyuan Li, Shrouq M Alelaumi,
Daehan Won*

Department of Systems Science and Industrial Engineering, State University of New
York at Binghamton, Binghamton NY 13902, United States

Email addresses:

Jingxi He: jhe56@binghamton.edu

Yuqiao Cen: ycen2@binghamton.edu

Yuanyuan Li: yli352@binghamton.edu

Shrouq M Alelaumi: salelaur1@binghamton.edu

Daehan Won: dhwon@binghamton.edu

Corresponding author: Daehan Won

Tel.: +1 607-777-5024

Department of Systems Science and Industrial Engineering, Binghamton University,
4400 Vestal Parkway E, Binghamton, NY, 13902, United States.

Abstract

This paper aims to propose a novel placing method, i.e., place-between-paste-and-pad (PB), for mini-scale passive components to enhance electronic assembly lines' yield. PB means a component is designed to be placed at the midpoint between the pastes and pads on the length direction while it aligns with the pads' center on the width direction. An experiment that involves 12 printed circuit boards (PCB) is designed and conducted to get comparative results. Four PCBs are employed for place-on-pad (PP), place-on-paste (PPS), and PB separately. On each board, 375 resistors R0402M (0.40 mm × 0.20 mm) are assembled horizontally. To study the components' misalignment under various solder paste offset conditions in different placement methods, a stencil with 25 solder paste offset settings is utilized. Based on this experiment's results, PB has superior performance to the other two methods to minimize components' misalignment. Regarding the number of acceptable components when post-reflow offsets are within 25% of components' dimensions, PB and PP have equivalent performances, and they both outperform PPS. Furthermore, PB is a low-cost placing strategy because PB needs not the real-time communication between the solder paste inspection machine and the pick-and-place machine. With the miniaturization trend in electronic products, the post-reflow components' misalignment is more frequently observed than before. The placement method proposed in this study is expected to offer a low-cost exploration in the component pick-and-place procedure to enhance the surface mount technology (SMT) assembly quality.

Keywords SMT assembly · mini-scale passive components · pick-and-place · place-on-pad · place-on-paste

1 Introduction

Surface mount technology (SMT) is an advanced method in electronic packaging. Compared with conventional electronics manufacturing (e.g., Thru-Hole manufacturing), SMT shows its possibilities in producing more reliable assemblies at a reduced weight, volume, and cost [12]. The molten solder is mainly used

to connect surface mount components and mating Cu pads on the printed circuit board (PCB). Typically, there are three primary operations in the SMT assembly lines. First, stencil printers have been used in the stencil printing process (SPP) to deposit the solder paste onto PCBs. Then, surface mount components are picked and placed on PCBs by pick-and-place (P&P) machines. Lastly, the mounted PCBs are sent to a reflow oven to form reliable solder joints between chip components and PCBs [1].

According to the industry estimates, low printing quality, such as insufficient solder volume, smear, bridging, etc., relates to an average of 60% of the total defects in PCB assembly [8]. Post-reflow components will remain near where they are placed, which means the preservation of the component's exact location is essential to obtain highly qualified assembled products. Therefore, the assembly lines are usually equipped with inspection machines to improve PCBs' yields to maintain the quality of the products. For example, the Solder Paste Inspection (SPI) machines are set after printing to inspect the solder paste printing quality, which includes offsets and volumes. The Pre-reflow Automated Optical Inspection (Pre-AOI) machines are placed after the pick-and-place machines to check the defects, such as components overhang, missing components, etc., on the mounted PCB. After the reflow process, the Post-reflow Automated Optical Inspection (Post-AOI) machines would inspect the chip components' final situation, such as misalignment and defects, on PCBs.

In general, components would move to the most stable position during the reflow process, which is known as the self-alignment effect. The self-alignment effect happens due to the surface tension between molten solder and mating Cu pads [6]. The self-alignment effect would cause chip components to shift from the placed position during reflow. It leads to the possibility of employing the self-alignment effect to decrease the components' final misalignment. Though the self-alignment effect has been proved

beneficial for large components in decreasing the misalignment [3]–[5], it did not perform so well for mini-scale components.

Two-component placing strategies have been employed in electronic assembly: place-on-pad (PP) and place-on-paste (PPS). PP is the traditional and prevalent method in the industry. Without considering the printed solder paste offsets, the components are always being placed onto the designed positions, i.e., on the PCB pads. The component’s center coincides with the pads’ center in an ideal situation. As the SPP quality cannot be consistently guaranteed [11], this method cannot guarantee high quality for the components’ final position due to the components that move away from the pads during reflow. An advanced method was then proposed to improve yields in a high-density placement using the self-alignment principle to solve the problem [4]. The method is named PPS in this study. During PPS, the SPI machine’s solder locations data are collected and sent to the pick-and-place machine. Based on the solder paste position data, the components are placed onto the solder deposits rather than onto the pads.

With the miniaturization trend in electronic products, it is more frequently observed that mini-scale components’ misalignment is still beyond acceptable tolerances after the reflow process. In addition, the smaller passive components have better self-alignment performances in the length direction than those in the width direction in our previous research applied on 81 PCBs and 182,250 assembled components. In the research, qualification rate (QR) is used to evaluate the severity of the components’ misalignment. $QR_\alpha = N_\alpha/N \times 100\%$, where N_α is the number of components whose post-reflow offsets are within $\alpha\%$ of the components’ dimensions, and N is the total number of placed components. According to our PCB pads’ dimensions and the industry-standard from IPC for class 3 products, such as life support, aerospace, and military systems, QR_{25} is used to evaluate the percentage of acceptable components. QR_{10} is used to assess the

percentage of the optimized components with small misalignment because of further smaller offsets beyond the inspection accuracy of our AOI machines. The experiment results justify that PP cannot always guarantee a satisfactory outcome for miniature components. This observation motivates us to explore the possibility of finding a low-cost and superior placing strategy to PP.

To obtain further details of the experiment of our previous research, the performances of R0402M along the length and width directions are visualized in Figure 1 (a)-(d). In Figure 1, the horizontal axis represents the components’ pre-reflow offsets. The vertical axis represents the printed solder pastes’ offsets. The offset values are categorized with a bin width of 20 μm except category 0, which is defined as the offset within (-20 μm , 20 μm). For example, the PREL_C category 2 means the component’s pre-reflow misalignment is within (40 μm , 60 μm) for length direction. The color in Figure 1 reflects the values of QR_α . Both QR_{25} and QR_{10} should be higher to be better, which means the darkest color area stands for the highest QR_α . The combinations that contain fewer than 10 data are removed to avoid the impacts of noise.

From the results shown in Figure 1 (a)-(b) for the length direction, when solder pastes belong to categories 0, i.e., when the paste offsets were within (-20 μm , 20 μm), the performances of the components in different pre-reflow positions have similar outcomes. While for solder pastes that belong to other categories, i.e., when the paste offsets were beyond (-20 μm , 20 μm), the components usually have higher QR_{25} and QR_{10} when they were placed between the pads and the pastes. From Figure 1 (c)-(d), it is evident that the components had the best performances when they were placed in category 0, i.e., the pre-reflow offsets were within (-20 μm , 20 μm), in the width direction wherever the solder pastes were.

Based on the observations, a novel low-cost placing method, place-between-paste-and-pad




Fig. 1 The performances of R0402M along with the length and width directions. **Notes:** (a) QR_{25} along the length direction; (b) QR_{10} along the length direction; (c) QR_{25} along the width direction; (d) QR_{10} along the width direction.

150 (PB), is proposed in this study to enhance the
 151 assembly quality for miniature passive compo-
 152 nents. Low cost means PB doesn't need real-
 153 time communication between SPI and pick-
 154 and-place machines. In PB, a component is
 155 supposed to be placed at the midpoint between
 156 solder paste and pads in the length direction
 157 when solder paste offsets are larger than ± 20
 158 μm , while the component's width center al-
 159 ways aligns with the pads' center. PB is ver-
 160 ified and compared to PP and PPS through
 161 an on-site experiment that utilized 4,500 res-
 162 istors R0402M ($0.40\text{ mm} \times 0.20\text{ mm}$) and 12
 163 PCBs. The results show that PB outperforms
 164 the other two methods with respect to mini-
 165 mizing components' misalignment. Regarding
 166 the percentage of acceptable components, i.e.,
 167 QR_{25} , PB and PP have equivalent performances,
 168 and their performances are superior to PPS.

169 The rest of this paper is organized as fol-
 170 lows: Section 2 reviews previous related back-
 171 ground information and studies; experiment
 172 design and settings are elaborated in Section 3;
 173 experiment results and analyzes are included

in Section 4; the conclusion is summarized in
 Section 5.

2 Related Works

Self-alignment is a critical factor that af-
 fects the quality of SMT assembly. The cor-
 rect employment of the self-alignment char-
 acteristics can decrease the components' final
 misalignment and improve SMT assembly pro-
 cess yield. Because the melting temperatures
 of different solder pastes generate variant tack
 strengths and cause distinct self-alignment per-
 formances, most related research focuses on
 specifying the effects of different types of solder
 paste on self-alignment [7]-[2]. Lead-free solder
 paste showed a larger variation than tin-lead
 solder paste in self-alignment capabilities [7]. A
 comprehensive study figured that both the sol-
 der paste volume and soldering process could
 lead to different placement results. The solder
 paste volume has more significant effects on
 lead-free solder than on other solder types [2].
 Also, simulation models are utilized to simu-

late the self-alignment movements during the reflow process. A 3D Surface Evolver model was used and proved that the twisting self-alignment can be improved by applying more solder paste [9].

However, limited research has focused on improving the PCB assembly quality in the P&P process control. In [4], an advanced method was proposed to improve the high-density placements with the help of the real-time communication between SPI and pick-and-place machines. Specifically, the SPI machine's solder location information would be utilized to update the placement program settings in a feed-forward manner. It was concluded that placing components on the pastes had better performances than placing them on the pad. Recently, non-linear programming models were employed in the P&P process to identify the optimal placement locations based on the predicted components movement information [10]. Nonetheless, the results had not been verified with experiments. In the study on self-alignment characteristics of smaller passive components, the results proved that smaller components had severe misalignment than larger ones under identical solder paste printing and component placement conditions; therefore, research then focuses on the smallest component type: R0402M.

As the continuing study of our previous research, PB is proposed in this study to explore the possibility of enhancing the SMT assembly quality in the P&P procedure. To compare the effects of different placement methods on miniature passive components, an experiment with chip resistors R0402M is conducted. The experimental details and outcome will be elaborated in the following sections.

3 Experimental Design

To study the self-alignment behaviors of miniature passive components under various solder paste offset values, a stencil with 25 intentional solder paste offset settings is utilized. Four PCBs are assembled for each placement method as an experimental replication to

enhance the experiment's generalizability. On each board, 375 resistors R0402M are placed horizontally. The tentative R0402M component dimensions are shown in Figure 2. To strengthen the experiments' replicability, 15 components for each solder paste offset setting are repeated on every board.




Fig. 2 The tentative R0402M component dimensions.

3.1 Experimental environment

The experiment is conducted in an on-site production line in our lab. The line is started with an MPM Momentum printer and a Koh Young Aspire 3 solder paste inspection (SPI) machine, followed by a Universal Instruments Fuzion pick-and-place machine, a Koh Young Zenith pre-reflow automatic optical inspection (AOI) machine. Lastly, a Heller convection reflow oven and a Koh Young Zenith post-reflow AOI machine are employed in the line. The layout of the whole production line is presented in Figure 3.

3.2 Stencil and PCB pad design

A nano-coating stainless steel stencil is employed to guarantee the solder paste offsets on each PCB are identical. The aperture shape format and size information are presented in Figure 4. According to the definition of the corner ratio = $r / (\text{Length} / 2)$, it is set as 50%.



Fig. 3 The layout of the experimental production line.




Fig. 4 The shape format and size information of the stencil's aperture.

Single-sided FR-4 (woven glass and epoxy) PCBs are utilized in the experiment. The distance from the board edge to the pad area is 29 mm. The layout and dimensions of the pads are displayed in Figure 5.

3.3 Solder paste printing and reflow process settings

In the solder printing process, the printing speed and separation speed are set as 33 mm/s and 80 mm/s, respectively, and the printing pressure is 8 kg.

The center of pads refers to the center point of the two pads used by one passive component. For the misalignment's calculation, the paste offsets are defined as the distance from the center point of the solder pastes to the corresponding pad center, as shown in Figure 6 (a). The component's offsets refer to the component center's measurements to the pad center as illustrated in Figure 6 (b).

Twenty-five solder paste offset settings are employed in the experiment. The offset values

range from $-80\ \mu\text{m}$ to $+80\ \mu\text{m}$ with a $40\ \mu\text{m}$ step size for the length direction. For the width direction, the offset values range from $0\ \mu\text{m}$ to $+80\ \mu\text{m}$ with a $20\ \mu\text{m}$ step size. The positive direction for length direction is defined as shown in Figure 6 (c). The $\pm 80\ \mu\text{m}$ was chosen as the lower and upper bound of paste offset settings because the solder paste offset can be controlled within this range during the optimized solder printing process.

In the experiments, Indium8.9HF Pb-Free SAC305 solder paste is used. A 7-zone Heller 1700 W convection reflow oven with Nitrogen as the reflow atmosphere is employed. The conveyor speed is set as 30 inches/min, i.e., 1.27 cm/s. The reflow recipe temperatures of the six heating zones are demonstrated in Table 1.

3.4 Pick-and-place placement methods

Three placement methods are utilized in the experiment: PP, PPS, PB. As illustrated in Figure 7 (a), The PP method places the components on the center of the pads while PPS places the components on the solder paste's deposited location. The primary motivation of the PPS is to utilize the self-alignment proactively to reduce the final misalignment. It is noteworthy that each board's solder paste information is collected by an SPI machine and manually added to the computer-aided design (CAD) files before the pick-and-place process begins. PPS is displayed in Figure 7 (b).




Fig. 5 The layout and the dimensions of the pads.




Fig. 6 The definition of the offset parameters. **Notes:** (a) Solder paste-related offsets; (b) component-related offsets; (c) the positive direction of the offset along with the length and width directions.

Table 1 The temperature setting of each zone in the reflow oven.

	Zone 1	Zone 2	Zone 3	Zone 4	Zone 5	Zone 6
Temperature (°C)	100	140	150	170	190	270




Fig. 7 The schematic diagram of two placement methods. **Notes:** (a) Place-on-pad; (b) place-on-paste.

322 PB means a component is designed to be
 323 placed at the midpoint between the pastes and
 324 pads on the length direction while it aligns

325 with the pads' center on the width direction.
 326 The details of PB are shown in Figure 8. PB
 327 is designed as an offline version to satisfy the
 328 low-cost applications. After printing the first
 329 PCB, solder paste positional information will be
 330 collected by the SPI. Then the intentional
 331 placement offsets will be added to the CAD file
 332 according to the rules of PB. For the following
 333 PCBs with the identical design, the same CAD
 334 file will be applied without considering the
 335 minor variances in the solder paste offsets from
 336 board to board. In the experiment, PB is not
 337 activated for the components whose pastes' off-

sets are within $\pm 20 \mu\text{m}$ because PP always has a good performance in this area.




Fig. 8 The schematic diagram of place-between-paste-and-pad.

For example, when the solder paste offset values are $(80, 20) \mu\text{m}$ and the placing coordinates in the CAD file is $(4, 4) \text{ mm}$ for length and width direction separately, the corresponding component will be placed $(40, 0) \mu\text{m}$ away from the pad center according to PB rules. Then the intentional offsets will be added to the coordinates, and the final coordinates in the CAD file will be updated to $(4.04, 4) \text{ mm}$. However, if the solder paste offsets are $(20, 20) \mu\text{m}$, PB will be not active, and no intentional offsets will be added to the placing coordinates. For the solder paste offsets $(80, 20) \mu\text{m}$ and $(80, 40) \mu\text{m}$, both have the intentional placing offsets as $(40, 0) \mu\text{m}$. Because their paste offsets are the same in the length direction, the different paste offsets in the width direction make no difference in PB.

4 Experimental Results

4.1 Results of printed solder pastes

Although there is no intentional change of the input solder paste, the solder paste volume's variation might exist. We measure each volume as the average of two solder pastes' volumes for one component. The results are shown in Figure 9 (a)-(d) and indicate the solder paste volumes of PPS are higher than PP and PB. The mean percentages of solder paste volumes for each method are 97.53%, 85.84%,

87.84% for PPS, PP, and PB, respectively. However, given the fact that the 100% solder paste volume is 0.0035 mm^3 , the average volume's differences among three placement methods are less than 0.0005 mm^3 . Therefore, the solder paste volumes of different placement methods could be regarded as being in similar situations. The results of solder paste offsets along the length and width directions are compared and demonstrated in Figure 10 (a)-(b). As compared in Figure 10, the solder paste offsets in the three placement methods are printed in equivalent conditions along with the length and width directions.

First, the post-reflow misalignment along the length and width directions are compared and displayed in Figure 11 (a)-(b). The statistics outcomes are listed in Table 2, where PostL and PostW represent the post-reflow offsets on the length and width direction, respectively; mean and std represent the average and standard deviation separately. Based on the results, PB outperforms the other two methods with the smallest offset mean on both the length and width directions. With a 95% confidence level, the p -value of the t-test in the PostL and PostW are 0.03 and 0.00, which confirm the superiority of PB to PP with regard to minimizing the components' post-reflow offset. PB's variances are larger than PP, which has the smallest post-reflow offsets variances in both directions. In contrast, PPS has the worst performances among the three placing strategies because the offset's mean and variances of PPS are the highest in both the length and width directions.

Then a α -qualification metric (R_α) is introduced to evaluate the component's post-reflow outcome through the identification of whether a component's final offsets are within $\alpha\%$ of the component's dimensions. According to our PCB pads' dimensions and the industry standard for class 3 products from IPC, R_{25} is chosen to identify the acceptable components, and R_{10} is chosen to evaluate the optimized components. A qualified component represents the components that meet the criteria. That




Fig. 9 The solder paste volume percentage distribution of each placement method. **Notes:** (a) Comparison of solder paste volume percentage among three placement methods; (b) the solder paste volume percentage distribution of PP; (c) the solder paste volume percentage distribution of PB; (d) the solder paste volume percentage distribution of PPS.




Fig. 10 The comparison of solder paste offsets among three placement methods. **Notes:** (a) Comparison of solder paste offsets along the length direction; (b) comparison of solder paste offsets along the width direction.




Fig. 11 The comparison of components' post-reflow offset values along the length and width directions among three placement methods. **Notes:** (a) The comparison of components' offsets along length direction; (b) the comparison of components' offsets along the width direction.

Table 2 The post-reflow offsets' statistics of three placement methods. **Notes:**The values in bold represent the optimal outcomes.

Placement method	PostL_mean (μm)	PostL_std (μm)	PostW_mean (μm)	PostW_std (μm)
PP	7.42	18.64	-16.76	14.98
PB	6.78	21.10	-12.01	19.02
PPS	12.16	25.20	38.76	25.02

416 is, the qualified component is labeled as R_α .
 417 An unqualified one represents the components'
 418 offsets beyond the range of this qualification
 419 metric. For example, a component whose off-
 420 sets are within 25% of the component size in
 421 both length and width directions is labeled as
 422 R_{25} . The post-reflow results of different place-
 423 ment methods are compared in Figure 12 (a)-
 424 (b). As a result, PB generates more R_{10} com-
 425 ponents than the other two methods, and PB
 426 has a similar outcome as PP regarding the
 427 number of R_{25} components. While PPS has
 428 the least qualified components for both quali-
 429 fication standards. The percentage of R_{25} and
 430 R_{10} components over the total 1,500 compo-
 431 nents, i.e., the QR_{25} and QR_{10} , are [99%, 99%,
 432 51%], [56%, 67%, 2%] for PP, PB, PPS, respec-
 433 tively.

434 4.2 Analysis of experimental results

435 In our experiment, most components are
 436 not precisely being placed on the pastes ground-
 437 ed in the fact that the SPI machine has an ac-
 438 curacy of $\pm 15 \mu\text{m}$ and the pick-and-place ma-
 439 chine has an accuracy of $\pm 30 \mu\text{m}$. Figure 13
 440 (a)-(c) demonstrated the results of the solder
 441 pastes' printing and components' placement
 442 from one PCB for each placement method.

443 According to the experimental results of
 444 Panasonic company, PPS is a placement method
 445 with outstanding performances. However, PPS
 446 has inferior outcomes than the other two place-
 447 ment methods in this experiment. One pos-
 448 sible reason for this result is the final mis-
 449 alignment in PPS is sensitive to the actual po-
 450 sitions where the components are placed. In

451 other words, PPS can have a relatively stable
 452 outcome with smaller variance when the
 453 components are placed precisely on or very
 454 close to the pastes, as the situation is shown in
 455 Figure 14 (a). However, PPS has a poor per-
 456 formance when the components are placed far
 457 away from the pastes, as shown in Figure 14
 458 (b). The post-reflow offsets' standard devia-
 459 tion on the length and width directions are
 460 [17.33 μm , 9.65 μm] and [28.25 μm , 14.15 μm]
 461 for the 50 components in Figure 14 (a) and
 462 (b), respectively.

463 Contrary to PPS, PB is more robust to the
 464 variant placement conditions. For PB's width
 465 direction, components are always designed to
 466 be placed in alignment with the pads' centers
 467 to guarantee the components have a small
 468 post-ref-low misalignment. For the length di-
 469 rection, the components are designed to be
 470 placed at the midpoint of pastes and pads. Due
 471 to the mounter's accuracy, the components'
 472 actual positions could be either close to the
 473 pastes or close to the pads if they are not being
 474 placed at the midpoints, and the post-reflow
 475 offsets are relatively small in either situation,
 476 as displayed in Figure 14 (c)-(d). The compo-
 477 nents in Figure 14 (c) are placed closer to the
 478 pad area, and the post-reflow offsets' standard
 479 deviations of the length and width direction
 480 are 8.71 μm , 10.76 μm separately. The compo-
 481 nents in Figure 14 (d) are placed closer to the
 482 pastes, and the post-reflow offsets' standard
 483 deviation of the length and width direction is
 484 8.72 μm , 9.74 μm separately. Both have small
 485 variances in the components' post-reflow mis-
 486 alignment. Figure 14 (e) displayed the results
 487 of 20 PP components when they have a similar
 488 solder paste offset condition as PB in Figure 14




Fig. 12 The comparison of components' post-reflow outcomes among three placement methods. **Notes:** (a) The comparison of components' post-reflow outcomes with respect to R_{25} ; (b) the comparison of components' post-reflow outcomes with respect to R_{10} .




Fig. 13 The comparison of paste printing and component placement outcomes from one PCB for each placement method. **Notes:** (a) The results of PP; (b) the results of PB; (c) the results of PPS.

489 (c)-(d). In Figure 14 (e), the components are
 490 drawn away from the pads' center after reflow
 491 soldering. The average post-reflow mis-
 492 alignment of Figure 14 (c)-(e) for the length
 493 and width direction are (11.79, 14.31, 33.41)
 494 μm , (-4.95, -6.27, -11.71) μm , respectively. The
 495 results show the components in PB can obtain
 496 smaller misalignment than those in PP.

497 In addition to the robustness, the cost is
 498 also a fundamental difference between the three
 499 strategies. PPS adjusts the placement param-
 500 eters according to the pastes' positions to as-
 501 sist the real-time communication between SPI
 502 and P&P machines. While PB can be applied
 503 with the solder pastes information from the
 504 first PCB and adjusts the placing coordinates
 505 accordingly. For the following PCBs with the
 506 identical design, PB keeps the equivalent place-
 507 ment settings and takes no consideration of the
 508 paste's offsets' small variances from board to

board. From this perspective, PB is a low-cost
 509 offline strategy as PP is. 510

In summation, PB allows the components
 511 to be placed near the center of the pads (i.e.,
 512 higher QR_{10} rather than PP) while having sim-
 513 ilar production cost compared to the PP. How-
 514 ever, PPS has the worst performance in terms
 515 of the quality metrics in this study (e.g., the
 516 largest mean of post-reflow offsets and the low-
 517 est QR_{10}) along with the highest placement
 518 cost. 519

5 Conclusions 520

The self-alignment effects have been stud-
 521 ied and utilized in the P&P procedure to de-
 522 crease the assembly misalignment of electronic
 523 components. In this study, PB is proposed based
 524 on the previous experimental results in our re-
 525 search, and further being compared with PP,
 526 PPS through an on-site experiment applied 527




Fig. 14 The positional information of pastes, pre-reflow and post-reflow components for three placing strategies. **Notes:** (a) The positional information of components placed within 10 μm away from pastes for PPS; (b) the positional information of components placed over 20 μm away from paste for PPS; (c) the positional information of components placed close to pads for PB; (d) the positional information of components placed close to pastes for PB; (e) the positional information of components for PP.

528 4,500 resistors R0402M and 12 PCBs. Both PB
 529 and PPS are designed to decrease the compo-
 530 nents' misalignment with the assistance of self-
 531 alignment effects. PB improves the assembly
 532 robustness by considering self-alignment and
 533 pick-and-place machine's accuracy simultane-
 534 ously. However, PPS cannot guarantee consis-
 535 tent performances, especially for the compo-
 536 nents placed away from the pastes.

537 The results of the experiment prove that
 538 PB is a robust and economical placement strat-
 539 egy. PB has the highest percentage of compo-
 540 nents whose post-reflow offsets are within
 541 10% of the component size and the compar-
 542 able performances with PP regarding the per-
 543 centage of acceptable components and produc-
 544 tion costs. PPS has low-quality results and
 545 high costs compared to the other two placement

546 methods because PPS has the largest mean
 547 and standard deviation in post-reflow misalign-
 548 ment. A costly real-time communication sys-
 549 tem between the SPI and pick-and-place ma-
 550 chines is a necessity for PPS.

551 In the future, the online placing strategy
 552 will be investigated to further improve the qual-
 553 ity of SMT assembly in a real-time manufactur-
 554 ing environment. With the transferring trend
 555 to Industry 4.0, real-time communication among
 556 different kinds of machines will be more uni-
 557 versal and economical in production lines. There-
 558 fore, developing an online P&P strategy to en-
 559 hance the SMT assembly yield is a persuasive
 560 topic for the SMT industry.

Acknowledgements We thank Drs. Seungbae Park
 561 and Sangwon Yoon for providing valuable comments
 562

563 and useful discussion in this paper. We also thank
564 Mr. Haeyong Yang (Koh Young Inc.) for providing
565 appropriate support in this paper.

566 Declarations

567 **Funding** This work was partially supported
568 by the collaborative research award with Koh
569 Young Technology Inc. (grant # 1152677) and
570 the Integrated Electronics Engineering Center
571 (IEEC) Pooled Research Award.

572 **Data availability** The authors declare that
573 all data and material support their published
574 claims and comply with field standard

575 **Conflicts of interest/competing interests**
576 The authors declare that they have no conflict
577 of interest.

578 **Consent to participate** The authors declare
579 that they consent to participate in this paper.

580 **Consent to publish** The authors declare that
581 they consent to publish this article.

582 **Code availability** Not applicable.

583 References

- 584 1. Alelaumi, S., Khader, N., He, J., Lam,
585 S., Yoon, S.W.: Residue buildup predic-
586 tive modeling for stencil cleaning pro-
587 file decision-making using recurrent neu-
588 ral network. *Robotics and Computer-*
589 *Integrated Manufacturing* **68**, 102041
590 (2021). DOI [https://doi.org/10.1016/j.](https://doi.org/10.1016/j.rcim.2020.102041)
591 [rcim.2020.102041](https://doi.org/10.1016/j.rcim.2020.102041)
- 592 2. Dušek, K., Novak, M., Rudajevova, A.:
593 Study of the components self-alignment in
594 surface mount technology. In: 2012 35th
595 International Spring Seminar on Electron-
596 ics Technology, pp. 197–200. IEEE (2012)
- 597 3. Ellis, J.R., Masada, G.Y.: Dynamic be-
598 havior of smt chip capacitors during
599 solder reflow. In: Proceedings. Sev-
600 enth IEEE/CHMT International Elec-
601 tronic Manufacturing Technology Symposi-
602 um, pp. 23–29 (1989). DOI [10.1109/](https://doi.org/10.1109/EMTS.1989.68947)
603 [EMTS.1989.68947](https://doi.org/10.1109/EMTS.1989.68947)

- 604 4. Fischthal, B., Cieslinski, M.: Be-
605 yond 0402M placement: Process
606 considerations for 03015M mi-
607 crochip mounting. [https://www.](https://www.panasoniccfa.com/sites/default/files/pdfs/Beyond0402MPlacement_ProcessConsiderationsfor03015M_Panasonic.pdf)
608 [panasoniccfa.com/sites/default/](https://www.panasoniccfa.com/sites/default/files/pdfs/Beyond0402MPlacement_ProcessConsiderationsfor03015M_Panasonic.pdf)
609 [files/pdfs/Beyond0402MPlacement_](https://www.panasoniccfa.com/sites/default/files/pdfs/Beyond0402MPlacement_ProcessConsiderationsfor03015M_Panasonic.pdf)
610 [ProcessConsiderationsfor03015M_](https://www.panasoniccfa.com/sites/default/files/pdfs/Beyond0402MPlacement_ProcessConsiderationsfor03015M_Panasonic.pdf)
611 [Panasonic.pdf](https://www.panasoniccfa.com/sites/default/files/pdfs/Beyond0402MPlacement_ProcessConsiderationsfor03015M_Panasonic.pdf). Accessed: 2020-12-22
- 612 5. Krammer, O.: Modelling the self-
613 alignment of passive chip components dur-
614 ing reflow soldering. *Microelectronics Reli-*
615 *ability* **54**(2), 457 – 463 (2014). DOI <https://doi.org/10.1016/j.microrel.2013.10.010>
- 616 6. Krammer, O., Illyefalvi-Vitez, Z.: Investi-
617 gating the self-alignment of chip compo-
618 nents during reflow soldering **52**. DOI
619 [10.3311/pp.ee.2008-1-2.08](https://doi.org/10.3311/pp.ee.2008-1-2.08). URL [https:](https://pp.bme.hu/ee/article/view/856)
620 [//pp.bme.hu/ee/article/view/856](https://pp.bme.hu/ee/article/view/856)
- 621 7. Liukkonen, T., Nummenpaa, P., Tuomi-
622 nen, A.: The effect of lead-free solder paste
623 on component placement accuracy and
624 self-alignment during reflow. *Soldering*
625 *& surface mount technology* **16**(1), 44 –
626 47 (2004). DOI [https://doi.org/10.1108/](https://doi.org/10.1108/09540910410517040)
627 [09540910410517040](https://doi.org/10.1108/09540910410517040)
- 628 8. Lu, H., He, J., Won, D., Yoon, S.W.:
629 A guided evolutionary search approach
630 for real-time stencil printing optimization.
631 *IEEE Transactions on Components, Pack-*
632 *aging and Manufacturing Technology* pp.
633 1–1 (2020). DOI [10.1109/TCPMT.2020.](https://doi.org/10.1109/TCPMT.2020.3048649)
634 [3048649](https://doi.org/10.1109/TCPMT.2020.3048649)
- 635 9. Pan, K., Ha, J.H., Pham, V.L., Wang,
636 H., Xu, J., Park, S.B.: The effect of sol-
637 der paste volume on solder joint shape
638 and self-alignment of passive compo-
639 nents. In: 2020 IEEE 70th Electronic
640 Components and Technology Conference
641 (ECTC), pp. 1289–1297 (2020). DOI
642 [10.1109/ECTC32862.2020.00204](https://doi.org/10.1109/ECTC32862.2020.00204)
- 643 10. Parviziomran, I., Cao, S., Yang, H., Park,
644 S., Won, D.: Optimization of passive chip
645 components placement with self-alignment
646 effect for advanced surface mounting tech-
647 nology. *Procedia Manufacturing* **39**, 202 –
648 209 (2019). DOI [https://doi.org/10.1016/](https://doi.org/10.1016/j.promfg.2020.01.313)
649 [j.promfg.2020.01.313](https://doi.org/10.1016/j.promfg.2020.01.313)
- 650

- 651 11. Poon, G.K., Williams, D.: Characteriza-
652 tion of a solder paste printing process
653 and its optimization. Soldering & surface
654 mount technology (1999)
- 655 12. Prasad, R.: Surface mount technology:
656 Principles and practice (1989)

Figures




Figure 1

The performances of R0402M along with the length and width directions. Notes: (a) QR25 along the length direction; (b) QR10 along the length direction; (c) QR25 along the width direction; (d) QR10 along the width direction.




Figure 2

The tentative R0402M component dimensions.



Figure 3

The layout of the experimental production line.




Figure 4

The shape format and size information of the stencil's aperture.




Figure 5

The layout and the dimensions of the pads.




Figure 6

The definition of the offset parameters. Notes: (a) Solder paste-related offsets; (b) component-related offsets; (c) the positive direction of the offset along with the length and width directions.





Figure 7


The schematic diagram of two placement methods. Notes: (a) Place-on-pad; (b) place-on-paste.




- Grey square: Solder paste position
- Grey crossing: Paste center
- Red square: Component position
- Red crossing: Component center
- Dashed square: Pad position
- Black dot: Pad center

Figure 8


The schematic diagram of place-between-paste-and-pad.




(a)



(b)





(c)



(d)

Figure 9

The solder paste volume percentage distribution of each placement method. Notes: (a) Comparison of solder paste volume percentage among three placement methods; (b) the solder paste volume percentage distribution of PP; (c) the solder paste volume percentage distribution of PB; (d) the solder paste volume percentage distribution of PPS.





(a)

(b)

Figure 10

The comparison of solder paste offsets among three placement methods. Notes: (a) Comparison of solder paste offsets along the length direction; (b) comparison of solder paste offsets along the width direction.



(a)

(b)

Figure 11

The comparison of components' post-reflow offset values along the length and width directions among three placement methods. Notes: (a) The comparison of components' offsets along length direction; (b) the comparison of components' offsets along the width direction.




Figure 12

The comparison of components' post-reflow outcomes among three placement methods. Notes: (a) The comparison of components' post-reflow outcomes with respect to R25; (b) the comparison of components' post-reflow outcomes with respect to R10.




Figure 13

The comparison of paste printing and component placement outcomes from one PCB for each placement method. Notes: (a) The results of PP; (b) the results of PB; (c) the results of PPS.




Figure 14

The positional information of pastes, pre-reflow and post-reflow components for three placing strategies. Notes: (a) The positional information of components placed within 10 μm away from pastes for PPS; (b) the positional information of components placed over 20 μm away from paste for PPS; (c) the positional information of components placed close to pads for PB; (d) the positional information of components placed close to pastes for PB; (e) the positional information of components for PP.