

# DbOBS: Dual Buffered Switch for Variable Optical Bursts in Future Datacenters

Pronaya Bhattacharya (✉ [pronaya.bhattacharya@nirmauni.ac.in](mailto:pronaya.bhattacharya@nirmauni.ac.in))

Dr A P J Abdul Kalam Technical University <https://orcid.org/0000-0002-1206-2298>

Arunendra Singh

PSIT: Pranveer Singh Institute of Technology

Amod Kumar Tiwari

Rajkiya Engineering College Sonbhadra

Vinay Kumar Pathak

Dr A P J Abdul Kalam Technical University

Rajiv Srivastava

IIT Kanpur: Indian Institute of Technology Kanpur

---

## Original Research

**Keywords:** Optical Burst Switching, Dual Buffers, Optical Switch, Variable burst estimation, Contention, Poisson Arrivals, Future Data Centers

**Posted Date:** February 4th, 2021

**DOI:** <https://doi.org/10.21203/rs.3.rs-172350/v1>

**License:**   This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

---

**Version of Record:** A version of this preprint was published at Optical and Quantum Electronics on April 23rd, 2021. See the published version at <https://doi.org/10.1007/s11082-021-02899-8>.

# Abstract

Modern data-driven applications pose stringent requirements of high bandwidth, ultra-low-latency, low-powered, and scalable interconnections among switches and routers in data-centers. To address these demands, electronic switching is not a viable choice due to bandwidth and computing bottlenecks. Thus, researchers explored effective optical switch design principles for next-generation data-centers. In optical switches, data aggregates in the form of optical bursts (OB) at ultra-high speeds. In the case of OB contention, solutions are proposed by researchers to store OB as recirculating patterns in fiber delay lines (FDL) with induced optical delay. However, due to variable burst length, it is not possible to measure slot delay length, thus storage of contending bursts is not possible at intermediate core switches. Motivated from the aforementioned discussions, in this paper, we propose a switch design DbOBS, that is capable to store variable OB during contention slots. DbOBS estimates mean burst length, and possible deviation from mean length to minimize burst loss. The considered switch design is validated through parameters like-burst length estimation, over-reservation, and waiting time. For network-layer simulations, poisson arrivals of data bursts are considered as packetized units. The packets are sent through Monte-Carlo arrivals and burst loss probability (BLP) is estimated at various input load conditions and buffer sizes. DbOBS achieves a BLP in order of  $10^{-4}$  at load  $\approx 0.8$ , and buffer-size of 50, and burst length of  $L = 5$ , that outperforms the traditional switch designs.

# Full Text

This preprint is available for [download as a PDF](#).

# Figures




Figure 1




Figure 2

Schematic of Data center topology




Figure 3

Burst Length vs. Assembly time




Figure 4

Burst Length vs. PDF




Figure 5

Expected Burst Size vs. assembly time




Figure 6

DbOBS: Schematics of the two-stage buffer switch [3]






Figure 7

FDL Length vs. Assembly Time




(a) CDF vs. Burst Length ( $L$ )




(b) Over reservation vs. Burst Length ( $L$ )

Figure 8

Analysis of burst length probability and over-reservation for varying burst assembly times





(a) Waiting time vs. Burst Length ( $L$ )



(b) BLP vs. load (for fix buffer and varying burst length,  $N = 4$ )

Figure 9

Analysis of burst waiting time, BLP for xed and varying burst length for considered switch design



(a) BLP vs. load (for fix burst length and varying buffer) (b) BLP vs. load (for fix buffer and varying burst length,  $N = 8$ )

Figure 10

Analysis of BLP for 4\*4 two-stage buffered switch under fixed and varying buffer lengths