

Amorphous thin-film oxide power devices operating beyond bulk single-crystal silicon limit

Yuki Tsuruma (✉ yuki.tsuruma.2170@idemitsu.com)

Idemitsu Kosan (Japan)

Emi Kawashima

Idemitsu Kosan (Japan)

Yoshikazu Nagasaki

Idemitsu Kosan (Japan)

Takashi Sekiya

Idemitsu Kosan (Japan)

Gaku Imamura

National Institute for Materials Science

Genki Yoshikawa

National Institute for Materials Science

Research Article

Keywords: ATOPs, thin-films, amorphous, VBD, AC-DC conversion, GaN

Posted Date: February 16th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-221354/v1>

License:   This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Amorphous thin-film oxide power devices operating beyond bulk single-crystal silicon limit

Yuki Tsuruma^{1†*}, Emi Kawashima^{1†}, Yoshikazu Nagasaki^{1†}, Takashi Sekiya¹, Gaku Imamura^{2,3}, Genki Yoshikawa^{2,3,4}

¹Advanced Technology Research Laboratories, Idemitsu Kosan Co., Ltd., 1280 Kamiizumi, Sodegaura, Chiba 299-0293, Japan

²World Premier International Research Center Initiative (WPI), International Center for Materials Nanoarchitectonics (MANA), National Institute for Materials Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan

³Center for Functional Sensor & Actuator (CFSN), National Institute for Materials Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan

⁴Materials Science and Engineering, Graduate School of Pure and Applied Science, University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki, 305-8571, Japan

*Correspondence to: yuki.tsuruma.2170@idemitsu.com

†Present address: Electronic Materials Department, Idemitsu Kosan Co., Ltd.

Power devices (PD) are ubiquitous elements of the modern electronics industry that must satisfy the rigorous and diverse demands for robust power conversion systems that are essential for emerging technologies including Internet of Things (IoT), mobile electronics, and wearable devices. However, conventional PDs based on “bulk” and “single-crystal” semiconductors require high temperature (>1000°C) fabrication processing and a thick (typically a few tens to 100 μm) drift layer¹, thereby preventing their applications to compact devices², where PDs must be fabricated on a heat sensitive and flexible substrate. Here we report next-generation PDs based on “thin-films” of “amorphous” oxide semiconductors with the performance exceeding the silicon limit (a theoretical limit for a PD based on bulk

35 **single-crystal silicon³). The breakthrough was achieved by the creation of an ideal**
36 **Schottky interface without Fermi-level pinning at the interface, resulting in low**
37 **specific on-resistance $R_{\text{on,sp}}$ ($<1 \times 10^{-4} \Omega\text{cm}^2$) and high breakdown voltage V_{BD} (~ 100**
38 **V). To demonstrate the unprecedented capability of the amorphous thin-film oxide**
39 **power devices (ATOPs), we successfully fabricated a prototype on a flexible**
40 **polyimide film, which is not compatible with the fabrication process of bulk single-**
41 **crystal devices. The ATOP will play a central role in the development of next**
42 **generation advanced technologies where devices require large area fabrication on**
43 **flexible substrates and three-dimensional integration.**

44
45
46 A power device (PD) is a general term for semiconductor on/off control elements, such
47 as diodes and transistors for energy conversion (e.g. AC-DC conversion). Two important
48 characteristics for designing PDs are specific on-resistance ($R_{\text{on,sp}}$) and breakdown
49 voltage (V_{BD}). According to these parameters, the numerical factor related to the
50 efficiency of power conversion, which is critical for PDs, is represented by the figure of
51 merit (FOM) according to the following relationship^{1,4}:

$$52 \quad \text{FOM} = V_{\text{BD}}^2 / R_{\text{on,sp}} \quad (1),$$

53 which shows that a PD with low energy loss requires a large FOM value. Recently,
54 application of materials such as gallium-nitride (GaN) and silicon-carbide (SiC) are being
55 developed to replace single-crystal silicon (Si) because they are expected to exhibit higher
56 FOM than Si^{1,18}. However, PDs fabricated using these materials still suffer from
57 fundamental constraints associated with “bulk” and “single-crystalline” materials that
58 restrict the flexibility of designing devices (Fig. 1 bottom panel)^{1,18,26}. Therefore, PDs
59 based on “amorphous” and “thin-film” materials mitigate both of these problems and
60 enable the fabrication of flexible devices using low temperature processes (Fig. 1 top
61 panel). Although there have not been any reports of applications to date, amorphous oxide
62 semiconductors (AOS) typically based on indium-gallium-zinc-oxide (InGaZnO)^{5,6} are
63 candidates for producing PDs because Schottky barrier diodes (SBDs) with low $R_{\text{on,sp}}$ ⁷⁻¹⁰
64 and high V_{BD} ^{11,12} have been reported for these materials, with the high potential of
65 achieving high FOM.

66 67 **Results and discussion**

68 To demonstrate the potential of amorphous thin-film oxide power devices (ATOPs),
69 we first fabricated SBD structures to assess the basic performance of PDs with a view to
70 realizing high FOM. Notably, in order to improve FOM, both low $R_{\text{on,sp}}$ and high V_{BD}

71 have to be achieved at the same time in spite of the trade-off between them¹. In
72 conventional AOS-SBD, the surfaces of Schottky electrodes of palladium (Pd) are
73 oxidized with UV ozone treatment to improve the Schottky interface for lower $R_{\text{on,sp}}$ and
74 higher V_{BD} ^{11,12}. With this approach, however, it is difficult to achieve high FOM because
75 of a thin ~ 1 nm oxide layer on the Pd surface, resulting in insufficient Schottky interfaces
76 which have relatively high resistance up to $\sim 1 \times 10^{-3} \Omega\text{cm}^2$ and low V_{BD} up to -16 V¹¹. To
77 resolve this problem, we used a much thicker palladium-oxide (PdO) layer and succeeded
78 in forming PdO layers with arbitrary thicknesses by introducing oxygen-added sputtering,
79 which has not been applied to AOS-SBD so far. As shown in Fig. 2a and b, a 40 nm-thick
80 PdO layer drastically improved V_{BD} compared to AOS-SBD without PdO (Supplementary
81 Fig. 1a, Supplementary Table 1a). Although the PdO layer led to an increase in $R_{\text{on,sp}}$
82 because of an additional contact resistance, we found that an insertion of a
83 Pd/Titanium(Ti) layer under the PdO layer circumvented this issue, maintaining low $R_{\text{on,sp}}$
84 (Supplementary Fig. 1a, Supplementary Table 1a). Furthermore, we also developed a new
85 method to control the drift layer thickness d , which is an important parameter as described
86 later to maximize FOM for ATOPs. In contrast to conventional methods¹³, which cannot
87 produce uniform layers with the thicknesses larger than 50 nm, our method enables the
88 formation of uniform layers up to ~ 1000 nm (Supplementary Fig. 2a-c) by adding water
89 vapour during the sputtering (see Method). Accordingly, we succeeded in producing an
90 SBD with V_{BD} that varied linearly with d (Supplementary Fig. 6, Supplementary Table
91 1a). Such an optimized SBD was also confirmed to have an ideal Schottky barrier without
92 pinning^{14,15} as shown in Fig. 2c and d.

93 The schematic illustration of ATOP that we fabricated based on InGaZnO-SBD is
94 shown in Fig. 3a with the current density-voltage (J - V) dependence on the thickness of
95 each layer and the area of top electrode. The characteristics of the device according to the
96 Schottky theory¹⁶ were determined from -5 V to $+0.5$ V in both forward and reverse
97 directions and were independent of the drift layer thickness and the electrode size. This
98 ATOP exhibited a superior SBD performance with a rectification ratio of over 10^{14} , a
99 diode ideal factor (n) of approximately 1.1, and a Schottky barrier height (V_{b}) of 1.2 eV
100 in the forward direction (Supplementary Table 1a). It should be noted that ATOP with 100
101 nm and 200 nm of d exhibited $R_{\text{on,sp}} < 10^{-4} \Omega\text{cm}^2$ (Fig. 3b), which is difficult to realize
102 even with a single-crystal semiconductor PD^{17,18}. In the reverse direction, on the other
103 hand, a flat thermionic emission current characteristic¹⁹ was observed with less than 10^{-9}
104 Acm^{-2} even under high electric fields before breakdown, which is also challenging even
105 for a single-crystal SBD. The FOMs obtained for these ATOPs are comparable or even
106 higher than theoretical values of single-crystal silicon^{17,18,20}, as shown in Fig. 3b.

107 To clarify the performance limit of ATOP with respect to $R_{on,sp}$ and V_{BD} , we first
 108 focused on $R_{on,sp}$. For a typical single-crystal PD based on drift conduction, $R_{on,sp}$ is given
 109 by $d/\mu nq^1$, where μ , n and q correspond to mobility, carrier density and elementary charge,
 110 respectively. It is important to notice that ATOP has a low $R_{on,sp}$ irrespective of the low μ
 111 ($\sim 10 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$; $\sim 1/100$ compared to Si in Fig. 1c) of AOSs. Therefore, we constructed a
 112 forward conduction model through the ATOP in Fig. 3c and d. As shown in the inset of
 113 Fig. 3d, the resistance of an SBD can be regarded as consisting of the two components
 114 with the diode at the Schottky interface and the resistance of the drift layer¹. Notably the
 115 latter component is more important for PD design because it is common for a wide range
 116 of semiconductor elements. We confirmed that the diode component obeys the
 117 relationship based on the common thermionic emission theory through a Schottky
 118 contact¹⁶ (Equation (1) in Method). As for the resistance of the drift layer, our new model
 119 (Equation (24) in Method) based on the space-charge limited current (SCLC) model^{21,22}
 120 with a modification to account for AOS characteristics was found to be applied. It should
 121 be noted that the resistance model for the drift layer is not based on conventional drift
 122 conduction with single-crystal semiconductors, but on the SCLC conduction, which is
 123 current behaviour for the injection of external carriers into substances with low carrier
 124 density such as insulators. In the case of ideal solid insulators, the current density is given
 125 by $J_{SCLC, Std.} = 9\varepsilon\mu V^2/8d^3$ where ε is a dielectric constant; $J_{SCLC, Std.}$ is inversely proportional
 126 to the cube of d and proportional to the square of the divided voltage V to the drift layer.
 127 The characteristics according to the model (Equation (1), (3), (24) in Method) were
 128 experimentally confirmed in Fig. 3c and also for each temperature and thickness
 129 (Supplementary Fig. 3). Furthermore, in the region for applied voltage over 2 V, the
 130 resistance of the drift layer was confirmed to obey the ideal SCLC model of $J_{SCLC, Std.}$
 131 (Supplementary Fig. 4a and b) described above. This behaviour can be ascribed to the
 132 reduced effect of trap levels²³ in the band-gap occupied by electrons supplied from top
 133 electrodes (Supplementary Fig. 4c). Figure 3d shows the simplified band diagram in the
 134 forward direction of the InGaZnO-SBD for applied voltages of 0 V and 3 V. This diagram
 135 shows that the diode component is dominant up to the built-in voltage V_{bi} of ~ 1.2 V (Fig.
 136 3d left panel) and the SCLC conduction in the drift layer becomes dominant for higher
 137 applied voltages (Fig. 3d right panel). Since the ideal SCLC takes place for the low
 138 resistance region for applied voltages higher than 2 V in the case of an ATOP
 139 (Supplementary Fig. 4d), the $R_{on,sp}$ of ATOP can be approximated as follows:

$$R_{on,sp.} = \frac{dV}{dJ} \sim \frac{4d^3}{9\varepsilon\mu V} \quad (2)$$

141 This equation shows that small d with large V leads to low $R_{on,sp}$. In the case of ATOP, d

142 is $\sim 1/10$ smaller than that of bulk single-crystal Si PD, achieving surprisingly low $R_{\text{on,sp}}$
 143 ($<10^{-4} \Omega\text{cm}^2$) in spite of low μ ($\sim 1/100$), as shown in Supplementary Fig. 5a.

144 As for the V_{BD} that eliminates the effect of layer thickness, we focus on the
 145 breakdown electric field E_{BD} , which is a normalized value of V_{BD} divided by d . We found
 146 that the E_{BD} of all the devices we fabricated exhibited around 1 MVcm^{-1} (Supplementary
 147 Fig. 6, Supplementary Table 1a). While this value is already higher than that of single-
 148 crystal Si ($\sim 0.3 \text{ MVcm}^{-1}$)¹⁸, it is still lower than the expected value of approximately 3
 149 MVcm^{-1} based on the critical breakdown field E_C ²⁴—intrinsic breakdown field
 150 determined by the properties of materials— estimated by the band-gap of InGaZnO, 3.2-
 151 3.3 eV (Supplementary Fig. 2f, Supplementary Table 1b). According to the capacitance-
 152 voltage (C - V) measurements and the depth profile of electric fields distribution in Fig. 3e
 153 and f (through Supplementary Fig. 7), respectively, it was confirmed that the local electric
 154 field concentrating at the PdO-InGaZnO interface (Fig. 3g) caused the breakdown with
 155 such a low electric field. It should be noted that the high electric field of 2.9-3.8 MVcm^{-1}
 156 ¹ in Fig. 3f, comparable to the estimated E_C values, was induced within 1 nm of the
 157 interface, resulting in the breakdown of the ATOPs. To achieve higher E_{BD} , an amorphous
 158 gallium-oxide (Ga_2O_3) layer having a wider band gap of 4.4 eV (Supplementary Fig. 1c
 159 and d, Supplementary Table 1b) was inserted between the PdO and InGaZnO layers. As
 160 the results shown in Supplementary Fig. 1c, the E_{BD} ($\sim 1.8 \text{ MVcm}^{-1}$) was improved to
 161 double that of a single PdO layer without sacrificing $R_{\text{on,sp}}$. This result demonstrates that
 162 E_{BD} can be improved close to E_C by optimizing the interface, showing that V_{BD} can be
 163 designed by the following equation (3) for ideal ATOP (Supplementary Fig. 5c):

$$164 \quad V_{\text{BD}} \sim E_C \times d \quad (3)$$

165 Accordingly, the FOM of ATOP can be described by the materials parameters as follows:

$$166 \quad \text{FOM} = V_{\text{BD}}^2/R_{\text{on,sp}} \sim 9\varepsilon\mu VE_C^2/4d \quad (4)$$

168 **Conclusions**

169 The properties of the ATOPs fabricated in this study are summarized in Fig. 4a,
 170 comparing with conventional PDs. The theoretical limit of single-crystal Si can be
 171 estimated by $\text{FOM} = \varepsilon\mu E_C^3/4$ through materials parameters^{1,4}. For the ATOP, on the
 172 other hand, a superior performance to single-crystal Si was confirmed for both
 173 experimental values and the theoretical limit estimated by equation (4). It is worth noting
 174 that the ATOP exhibits higher performance than GaN transistors²⁵, which have the
 175 advantage in lowering resistance, in the region with $V_{\text{BD}} < 100 \text{ V}$ and $R_{\text{on,sp}} < 10^{-4} \Omega\text{cm}^2$.
 176 This ultra-low resistance is one of the advantages of ATOP, which has almost no
 177 restriction on the type of substrate and is not significantly affected by the contact

178 resistance unlike that of the conventional PDs. Finally, we demonstrated the fabrication
179 of devices on a flexible polyimide film (Fig. 4b-e), making most of the characteristics of
180 ATOP that enables low temperature ($\leq 300^\circ\text{C}$) sputtering on any type of substrate. ATOP
181 has the potential to replace conventional bulk single-crystal PDs, thereby expanding the
182 applications of PDs into new areas, where bulk single-crystal is intrinsically unable to
183 reach.

186 References

- 187 1. Baliga, J. *Fundamentals of Power Semiconductor Devices* (Springer, New York, 2008).
- 188 2. Jeon, S. *et. al.* High performance bilayer oxide transistor for gate driver circuitry
189 implemented on power electronic devices. *Symp. VLSI Tech. Dig.* **2012**, 125-126 (2012).
- 190 3. Shenai, K. Switching MegaWatts with Power Transistors. *J. Electrochem. Soc.* **22**, 47-
191 53 (2013).
- 192 4. Kondrath, N. & Kazimierczuk M. K. Characteristics and Applications of Silicon
193 Carbide Power Devices in Power Electronics *INTL J. Electron. Telecomm.* **56**, 231-236
194 (2010).
- 195 5. Nomura, K. *et. al.* Room-temperature fabrication of transparent flexible thin-film
196 transistors using amorphous oxide semiconductors. *Nature* **432**, 488-492 (2004).
- 197 6. Kamiya, T., Nomura, K. & Hosono, H. Present status of amorphous In-Ga-Zn-O thin-
198 film transistors. *Sci. Technol. Adv. Mater.* **11**, 044305 (2010).
- 199 7. Lee, M. J. *et. al.* 2-stack 1D-1R Cross-point Structure with Oxide Diodes as Switch
200 Elements for High Density Resistance RAM Applications. *Proc. IEEE Int. Elec. Dev.*
201 *Meet.* 771-777 (2007).
- 202 8. Lee, D. H., Nomura, K., Kamiya, T. & Hosono H. Diffusion-Limited a-IGZO/Pt
203 Schottky Junction Fabricated at 200 °C on a Flexible Substrate. *IEEE Elec. Dev. Lett.* **32**,
204 1695-1697 (2011).
- 205 9. Chasin, A. *et. al.* High-Performance a-IGZO Thin Film Diode as Selector for Cross-
206 Point Memory Application. *IEEE Elec. Dev. Lett.* **35**, 642-644 (2014).
- 207 10. Zhang, J. *et. al.* Flexible indium-gallium-zinc-oxide Schottky diode operating
208 beyond 2.45 GHz. *Nature Comm.* **6**, 7561-7567 (2015).
- 209 11. Chasin, A. *et. al.* High-performance a-In-Ga-Zn-O Schottky diode with oxygen-
210 treated metal contacts. *Appl. Phys. Lett.* **101**, 113505 (2012).
- 211 12. Xin, Q. H., Yan, L., Luo, Y. & Song A. Study of breakdown voltage of indium-
212 gallium-zinc-oxide-based Schottky diode. *Appl. Phys. Lett.* **106**, 113506 (2015).
- 213 13. Nomura, K., Kamiya, T. & Hosono, H. Effects of diffusion of Hydrogen and Oxygen

- 214 on Electrical Properties of Amorphous Oxide Semiconductor, In-Ga-Zn-O. *ECS J. Solid*
215 *State Sci. Technol.* **2**, P5-P8 (2013).
- 216 14. Léonard, F. & Tersoff, J. Role of Fermi-Level Pinning in Nanotube Schottky Diodes.
217 *Phys. Rev. Lett.* **84**, 4693-4697 (2000).
- 218 15. Brillson, L. J. & Lu, Y. ZnO Schottky barriers and Ohmic contacts. *J. Appl. Phys.*
219 **109**, 121301 (2011).
- 220 16. Rhoderick, E.H. & Williams, R.H. *Metal-semiconductor contacts 2nd ed.* (Clarendon,
221 Oxford, 1988).
- 222 17. Wang, Z., Zhang, B., Fu, Q., Xie, G. & Li, Z. An L-Shaped Trench SOI-LDMOS
223 With Vertical and Lateral Dielectric Field Enhancement. *IEEE Elec. Dev. Lett.* **33**, 703-
224 705 (2012).
- 225 18. Okumura, H. Present Status and Future Prospect of Widegap Semiconductor High-
226 Power Devices. *Jpn. J. Appl. Phys.* **45**, 7565-7586 (2006).
- 227 19. Hatakeyama, T. & Shinohe T. Reverse Characteristics of a 4H-SiC Schottky Barrier
228 Diode. *Mater. Sci. Forum* **389-393** 1169-1172 (2002).
- 229 20. Shenai, K. Optimally Scaled Low-Voltage Vertical Power MOSFET's for High-
230 Frequency Power Conversion. *IEEE Transact. Elec. Dev.* **37**, 1141-1153 (1990).
- 231 21. Lampert, M. A. & Mark, P. *Current Injection in Solids* (Academic, New York, 1970).
- 232 22. Mark, P. & Helfrich, W. Space-Charge-Limited Currents in organic crystals. *J. Appl.*
233 *Phys.* **33**, 205-215 (1962).
- 234 23. Chasin, A. *et. al.* Deep-level transient spectroscopy on an amorphous InGaZnO₄
235 Schottky diode. *Appl. Phys. Lett.* **104**, 082112 (2014).
- 236 24. Higashiwaki, M., Sasaki, K., Kuramata, A., Masui, T. & Yamakoshi S. Gallium oxide
237 (Ga₂O₃) metal-semiconductor field-effect transistors on single-crystal β-Ga₂O₃ (010)
238 substrates. *Appl. Phys. Lett.* **100**, 013504 (2012).
- 239 25. Roccaforte, F. Challenges for energy efficient wide band gap semiconductor power
240 devices. *Phys. Status Solidi A* **211**, 2063–2071 (2014).
- 241 26. Momma K. and Izumi F. VESTA 3 for three-dimensional visualization of crystal,
242 volumetric and morphology data. *J. Appl. Crystallogr. A* **44**, 1272 (2011).

243
244

245 **Acknowledgements:**

246 We are grateful to N. Iwamuro, H. Tadano, H. Yano, R. Hasunuma and K. Yamabe
247 (University of Tsukuba) for discussions about electrical characterization for power
248 devices. We thank H. Tokairin, S. Ishii, A. Yao, Y. Harada and H. Kondo (Idemitsu Kosan
249 Co., Ltd) for technical support of thin-film analysis and fabrication of flexible device. We

250 acknowledge A. Sandhu (The University of Electro-Communications) for helping with
251 writing.

252

253

254 **Contributions:**


255 Y.T. conceived the idea for the study. E.K. designed the project. Y.T., E.K., and T.S.
256 designed experiments and performed measurements. Y.N. prepared the samples by
257 photolithography. Y.T. performed data analysis and developed the model. Y.T. wrote the
258 first draft of the manuscript. Y.T. and E.K. drew the figures. T.S., G.I and G.Y. provided
259 major revisions and verified the model. All authors read and commented on the
260 manuscript.

261

262 **Competing financial interests:**

263 The authors declare no competing financial interests.

264



265

266

267

268

269

270

271

272


273

274

275

276

Fig. 1 | Concepts of amorphous thin-film oxide power device (ATOP, upper panel) compared with conventional bulk single crystal power device (PD, lower panel). a, Structures of amorphous indium-gallium-zinc-oxide (InGaZnO) and single crystal silicon (Si). b, Typical fabrication process of ATOP: thin-film growth on an arbitrary substrate by sputtering. That of the conventional PD: Bulk and epitaxial growth for bulk ingot and single-crystal semiconductor with the bulk substrate, respectively. c, Material parameters of measured mobility μ and estimated critical breakdown field E_C from measured bandgap for amorphous oxide semiconductor materials used in this work, and typical μ and E_C for conventional PD materials. d, PD structures of novel flexible ATOP and conventional rigid discrete.




277

278 **Fig. 2 | Schottky interface improved by palladium-oxide (PdO) layer for high breakdown**
 279 **V_{BD} .** **a**, Schematic images of Schottky barrier diode (SBD) structures with and without a PdO layer at
 280 the Schottky interface. **b**, Current density (J) – voltage (V) characteristics of before and after the
 281 optimization by PdO layer shown in (a). **c**, **d**, Band diagrams for the Schottky contact of Pd-InGaZnO
 282 and PdO-InGaZnO, respectively. The work function Φ_{WF} , Schottky barrier height V_b and built-in
 283 voltage V_{bi} were obtained from the results of UPS (from Supplementary Fig. 2e and Supplementary
 284 Table 1b), J - V (from Supplementary Table 1a) and Capacitance (C) – Voltage (V) (from Supplementary
 285 Table 1c) measurements, respectively. The semiconductor electronic affinity χ is determined by V_b^{CV} ,
 286 V_{bi}^{CV} and $\Phi_{WF}^{(InGaZnO)}$. The interface dipole Δ is defined as $\Phi_{WF}^{(Metal)} - (J_b^{JV} + \chi)$. $\Delta = 0$ indicates no
 287 pinning effect at the Schottky interface: Pd-InGaZnO contact with pinning ($\Delta \neq 0$) and Pd-InGaZnO
 288 contact without pinning ($\Delta = 0$). Cross-sectional transmission electron microscope (TEM) images of
 289 the interface as shown in lower panel. The disordered interface, which can cause the pinning, is
 290 observed in (c).

291

292



293
 294 **Fig. 3 | Forward and reverse diode characteristics of ATOP.** **a**, J - V characteristics of the ATOP with
 295 different drift layer thicknesses. The right and left sides show the forward and reverse characteristics
 296 with different scales in horizontal axes, respectively. The thicknesses and the sizes of Au/Mo top
 297 electrodes are indicated by different shapes and colours of each data point, respectively. The arrows
 298 indicate the breakdown voltage. **b**, Breakdown voltage V_{BD} and minimum specific on-resistance $R_{on,sp}$
 299 $_{min}$ were obtained from J - V characteristics in (a). Figures-of-Merit (FOM) of power devices were
 300 calculated from V_{BD} and $R_{on,sp, min}$. **c**, Forward characteristic of 200 nm SBD. The circles and the dashed
 301 line show the experimental data and the result of numerical calculation, respectively. The numerical
 302 calculation was performed on the basis of the new model taking account of the initial free carrier
 303 concentration n_0 , using equation (24) in Method and fitting parameters with Supplementary Table 1d.
 304 **d**, Band diagrams for the forward characteristics in the 200 nm SBD. Left: Common Schottky
 305 operation at 0 V. Right: Dominant SCLC operation. The equivalent circuit at the top represents the
 306 Schottky-SCLC model with the diode component at the InGaZnO-PdO interface and variable
 307 resistance in the drift layer. **e** The calculated $(C/A)^2$ (the capacitance(C) divided by the electrode
 308 area(A))– voltage(V) plots of the ATOPs in (a). **f**, Depth profile of electric fields distribution at the
 309 breakdown. **g**, Breakdown mechanism by the local electrical field concentration at the interface of
 310 InGaZnO-PdO at the breakdown voltage of 200 nm SBD.




Fig. 4 | Figure-of-merits (FOM) for PDs and the demonstration of flexible ATOP. **a**, The relationship between breakdown voltage V_{BD} and on-specific resistance $R_{on,sp}$. The circles and the stars correspond to the present results of the single- and double-layer diodes, respectively. The asterisk and cross grey marks are taken from the references to Si and GaN single-crystal semiconductors, respectively. ATOP limit obtained from equation (4) with the parameters in Supplementary Fig. 5a and V at 5V. **b**, Schematic images of flexible ATOP (**c**) Photograph of ATOPs on polyimide film. **d**, Photograph of measured SBD on a flexible polyimide film with the optimized diode structure. **e**, $J-V$ characteristics of SBD shown in (**d**).

322 **Methods:**

323

324 **1. Device fabrication**

325 Heavily doped n^{++} silicon (phosphorus doped, 1 $m\Omega\text{cm}$, 300 μm thick, Okmetic) was
326 used as the substrate for the Schottky barrier diodes (SBDs). First, a 150 nm titanium (Ti)
327 film was deposited on the backside of the silicon substrate by DC magnetron sputtering
328 in argon (Ar) atmosphere at 0.5 Pa, as a backside electrode. Next, a 10 nm Ti and a 50 nm
329 palladium (Pd) were deposited on the surface of the substrate under the same sputtering
330 condition as both an adhesion layer and a contact resistance reducing layer. A 40 nm
331 palladium-oxide (PdO) layer, which works as a Schottky electrode, was then deposited
332 by DC magnetron sputtering in oxygen (O_2) atmosphere at 0.5 Pa. On the PdO layer, thin
333 amorphous indium-gallium-zinc-oxide (InGaZnO) films with different thicknesses (*i.e.*
334 100 nm, 200 nm, 500 nm, and 1000 nm) were formed by DC magnetron sputtering of a
335 InGaZnO ceramic target. During the sputtering, a 1% water vapour content ($\text{H}_2\text{O} / \text{Ar} +$
336 H_2O) was introduced under the conditions of 0.5 Pa at room temperature. To form an
337 amorphous gallium-oxide (Ga_2O_3) layer, Ga_2O_3 target was sputtered under the condition
338 of 0.5 Pa and 1% partial pressure of O_2 . All samples were then annealed at 300°C for 1 h
339 in an air atmosphere. Finally, 150 nm Mo/ 500 nm gold (Au) was deposited as a top
340 electrode by photolithography. We used different diameters of the electrodes ranging from
341 50 μm to 500 μm . To create a flexible device, ~ 10 μm polyimide film was spin-coated on
342 a carrier glass wafer. Then, Mo/Pd layer was deposited as a bottom electrode. For the
343 subsequent processes, the same processes described above were applied. Finally, flexible
344 ATOP with 200nm InGaZnO is realized by peeling off the polyimide film from the carrier
345 wafer.

346

347 **2. Device evaluation**

348 The current density-voltage (J - V) characteristics of the diodes were measured with a
349 semiconductor parameter analyser (Agilent B1500 A). Current can be measured over a
350 wide range (from 10^{-15} A to 1 A) owing to the several types of equipped SMUs
351 (Source/Measure Unit) and ASU (atto-sense and switch unit). Capacitance-voltage (C - V)
352 measurements were performed with an Agilent E4980A LCR meter under a frequency
353 condition at 1 kHz. In both the J - V measurements and the C - V measurements including
354 temperature dependence, the Ti backside electrode (the anodic electrode) was connected
355 to the stage. Here, a Kelvin (4 probes/wire) connection was used to minimize the
356 measurement error caused by parasitic resistance, that is the residual resistance of the
357 connection cable and contact between the probe and electrode. For voltage measurement

358 and applied current, the two cathodic probes were connected to the top Au electrode of
 359 the device, while the two anode cables were connected to the stage. All measurements
 360 were performed in a black box with a semi-automatic probe station (Cascade Microtech
 361 PA200).

362

363 **3. Diode analysis**

364 (1) Forward characteristics

365 Current density J was defined as the current divided by the area of the top electrode.
 366 Basic transport properties of a Schottky junction are described by the following equations:

367

$$368 \quad J = J_0 \left[\exp\left(\frac{qV_{Schottky}}{nkT}\right) - 1 \right] \quad (1)$$

$$369 \quad J_0 = A^{**} T^2 \exp\left(\frac{-q\Phi_B}{kT}\right) \quad (2)$$

$$370 \quad V_{Schottky} = V - V_{drift} \quad (3)$$

371

$$372 \quad \Phi_B = -\frac{kT}{q} \ln\left(\frac{J_0}{A^{**} T^2}\right) \quad (4)$$

373

$$n = \frac{q}{kT} \left(\frac{dV}{d \ln(J)} \right) \quad (5)$$

374

$$\ln\left(\frac{J_0}{T^2}\right) = \ln(A^{**}) - \frac{q\Phi_{B.M}}{kT} \quad (6)$$

375

376 where $V_{Schottky}$ is the voltage applied to the Schottky interface, n is the ideality factor ($n =$
 377 1 is the ideal value), Φ_B is the height of the Schottky barrier, k is the Boltzmann constant,
 378 q is the elementary charge, T is absolute temperature and V is the applied voltage to the
 379 device. Equation (2) shows the saturation current density J_0 and is equivalent to the
 380 intercept of $\ln J$ in (1) [1]. Equation (3) shows the relationship between $V_{Schottky}$, V and
 381 V_{drift} (V_{drift} is the voltage distributed to the semiconductor drift layer) [2][3]. Equations (4)
 382 and (5) are derived from Equation (2) and (1), respectively. A^{**} is the effective

383 Richardson constant; the theoretical value for InGaZnO is $41 \text{ Acm}^{-2}\text{K}^{-2}$ (calculated from
 384 $m^* = 0.34 m_e$) [4]. In this paper, Φ_B and n were calculated for $T = 298 \text{ K}$ and $A^{**} = 42$
 385 $\text{Acm}^{-2}\text{K}^{-2}$. Φ_B and A^{**} were evaluated by the Richardson plot (Supplementary Fig. 8b).
 386 As shown in Equation (6), the mean barrier height $\Phi_{B,M}$, which is independent of A^{**} and
 387 T , is obtained by plotting J_0 against temperature T . Experimental results obtained with the
 388 200 nm InGaZnO SBD was analysed according to Equation (6), resulting in $A^{**} = 42$
 389 $\text{Acm}^{-2}\text{K}^{-2}$ and $\Phi_{B,M} = \Phi_B$.

390

391 (2) Reverse characteristics

392 Breakdown voltage V_{BD} is defined as the highest voltage that is recorded just before a
 393 current continuously exceeds $1 \mu\text{A}$ for more than three measurement points. In this study,
 394 it was found that the depletion width W_D is approximately the same as the film thickness
 395 d of the oxide semiconductor when a reverse voltage (negative bias) is applied
 396 (Supplementary Fig. 7a, Supplementary Table 1c). Therefore, it is reasonable to assume
 397 that the electric field is homogeneously distributed in the semiconductor drift layer. The
 398 breakdown strength E_{BD} was defined as the breakdown voltage V_{BD} divided by the film
 399 thickness d as the following form:

400

$$401 \quad E_{BD} = \frac{V_{BD}}{d} \quad (7)$$

402

403 (3) CV measurements

404 From the measured capacitance of the diode C , the depletion width W_D at different
 405 voltages, the built-in voltage V_{bi} , and the charge density which contributes to the depletion
 406 layer N_{depl} , were obtained according to the following equations [1]:

$$407 \quad W_D = \frac{\epsilon_0 \epsilon_r}{C} A \quad (8)$$

$$408 \quad \frac{A^2}{C^2} = \left(\frac{2}{\epsilon_0 \epsilon_r N_{depl}} \right) \left(V_{bi} - V - \frac{kT}{q} \right) \quad (9)$$

409

410 where ϵ_r is the static dielectric constant of the semiconductor, ϵ_0 is the dielectric constant
 411 of a vacuum and A is the active area of the SBD. The Schottky barrier height $\Phi_{B,CV}$ can
 412 be calculated from the result of C - V measurements according to the following equation:

413

414

$$\Phi_{B,CV} = V_{bi} + \frac{kT}{q} \ln\left(\frac{N_c}{N_e}\right) \quad (10)$$

416 where N_C is the effective density of state in the conduction band. In the case of InGaZnO,
417 N_C is $5.2 \times 10^{18} \text{ cm}^{-3}$ [5]. N_e is the free charge density, which can be experimentally
418 obtained by Hall measurements.

419

420 (4) Power law

421 The forward J - V characteristics can be described as the following equation:

$$J = KV^m \quad (11)$$

423 where K is a constant and m is the power law index. By differentiating the logarithm of
424 both sides of Equation (11), m is obtained the following equation:

425

$$m = \frac{d \log J}{d \log V} \quad (12)$$

427 Thus, m depends on V in the SCLC conduction according to the J - V relationship described
428 as Equations (13) and (14). Based on this Equation (12), we discussed various conduction
429 models (Equations (13), (14), and (24)) and the drift model ($J_{\text{ohmic}} = \mu nq V/d$) in
430 Supplementary Fig. 4b.

431

432 (5) Existing SCLC model

433 The space charge limited current (SCLC) between two terminals forming Ohmic
434 contacts can be explained by the Child's law for solids. In the simplest standard model,
435 the relationship between current density $J_{\text{SCLC,Std}}$ and applied voltage V can be given as
436 the following equation [6]:

$$J_{\text{SCLC,Std.}} = \frac{9\varepsilon\mu V^2}{8d^3} \quad (13)$$

438 where ε is the permittivity of the semiconductor, μ is the carrier mobility and d is the film
439 thickness. When the carriers are affected by exponentially distributed traps (EDTs), the
440 current changes according to the filling of traps below the quasi-Fermi level. Assuming
441 the traps with an exponential energy distribution in the bandgap, the current $J_{\text{SCLC,EDT}}$ can
442 be described by the following equation [7]:

443

$$444 \quad J_{SCLC,EDT} = N_c \mu q \left(\frac{\varepsilon}{qN_t} \right)^l \left(\frac{l}{l+1} \right)^l \left(\frac{2l+1}{l+1} \right)^{l+1} \frac{V^{l+1}}{d^{2l+1}} \quad (14)$$

445

446 where N_c is the effective density of states, N_t is the total number of traps per unit volume.
 447 l is defined as $l = T_t / T$, where T_t is the characteristic temperature which determines the
 448 trap distribution. The validity of this model is supported by the result of deep-level
 449 transient spectroscopy (DLTS), which shows the distribution of the subgap states in the
 450 amorphous oxide semiconductor [8]. However, the effect of the free carrier concentration
 451 at the steady state was not considered in this model. Based on our model validation results,
 452 Equation (14) needs to be modified so as to include the effect of initial free carrier
 453 concentration. Therefore, referring to Reference [9], we expanded (14) to include the
 454 effect of the initial free carrier concentration.

455

456 (6) New SCLC model

457 We modified Equation (14) so as to include the effect of initial free carrier
 458 concentration n_0 . According to the reference [9], the current considering J_{SCLC,EDT,n_0} can
 459 be described as follows:

$$460 \quad J_{SCLC,EDT,n_0} = q \mu n(x) E(x) = q \mu [n_0 + n_{i,f}(x)] E(x) \quad (15)$$

$$461 \quad \frac{dE}{dx} = \frac{q}{\varepsilon} n_{inj}(x) = \frac{q}{\varepsilon} [n_{i,f}(x) + n_{i,t}(x)] \quad (16)$$

$$462 \quad d = \int_0^d dx = \int_0^{E_d} \frac{dx}{dE} dE \quad (17)$$

$$463 \quad V_{SCLC} = \int_0^d E(x) dx = \int_0^{E_d} E \frac{dx}{dE} dE \quad (18)$$

464

465 where $n(x)$ is the the carrier concentration contributing to conduction ($x = 0$ is the edge of
 466 the top electrode), $n_{i,f}(x)$ is the concentration of untrapped injected free carriers, $n_{i,t}(x)$ is
 467 the concentration of trapped injected carriers, and $n_{inj}(x)$ is the total concentration of
 468 injected carriers. Equations (15) and (16) show the drift current and Poisson's equation,

469 respectively. Equation (24) can be derived from Equations (15) and (16). Equations (17)
 470 and (18) show the boundary conditions. The diffusion current is not considered as its
 471 effect can be negligible in the present current region.

472 First, the exponential trap distribution $n_t(\varepsilon)$ is defined by the following equation:

473

$$474 \quad n_t(\varepsilon) \equiv \frac{N_t}{kT_t} e^{(\varepsilon - \varepsilon_c)/kT_t} \quad (19)$$

475 where ε is the energy level of the trap states.

476 Using the Fermi-Dirac distribution as a step function, $n_{i,t}(x)$ can be written as shown in
 477 the following equation:

478

$$479 \quad n_{i,t}(x) \equiv \int_{F_0}^{F(x)} n_t(\varepsilon) d\varepsilon = N_t \left[e^{(F(x) - \varepsilon_c)/kT_t} - e^{(F_0 - \varepsilon_c)/kT_t} \right] \quad (20)$$

480 where F_0 is the Fermi level in thermal equilibrium. As the quasi-Fermi level $F(x)$ shows
 481 the depth dependence, the concentration of trapped injected electrons at a position x can
 482 be estimated from Equation (20). Since the concentration of the injected electrons is high
 483 near the cathode, the position of the quasi-Fermi level is also relatively closer to the
 484 conduction band in that region. To connect $n_{i,t}(x)$ with the concentration of total electrons
 485 that contribute to conduction, we rearrange Equation (20) by using the Boltzmann's
 486 distribution law:

487

$$488 \quad n_{i,t}(x) = N_t \left[\left(\frac{n(x)}{N_c} \right)^{T/T_t} - \left(\frac{n_0}{N_c} \right)^{T/T_t} \right] \quad (21)$$

489

490 Equation (21) shows the trap distribution including the effect of the initial free carrier
 491 concentration. Based on Equation (21) and the Poisson's equation (16), the following
 492 equation can be derived:

493

$$494 \quad \frac{dE}{dx} = \frac{q}{\varepsilon} n_{inj}(x) = \frac{q}{\varepsilon} \left\{ n(x) - n_0 + N_t \left[\left(\frac{n(x)}{N_c} \right)^{T/T_t} - \left(\frac{n_0}{N_c} \right)^{T/T_t} \right] \right\} \quad (22)$$

495

496 From Equations (15), Equation (22) can be written as

497

$$498 \quad \frac{dE}{dx} = \frac{q}{\varepsilon} \left\{ \frac{J_{SCLC,EDT,n0}}{q\mu E(x)} - n_0 + N_t \left[\left(\frac{J_{SCLC,EDT,n0}}{q\mu E(x)N_c} \right)^{T/T_t} - \left(\frac{n_0}{N_c} \right)^{T/T_t} \right] \right\} \quad (23)$$

499

500 By integrating Equation (23), the voltage applied to the drift layer V_{SCLC} can be obtained,
 501 which represents a new SCLC model considering the effect of the initial free carrier
 502 concentration.

$$503 \quad V_{SCLC} = \frac{\varepsilon}{q} \int_0^{E_d} \frac{E}{\frac{J_{SCLC,EDT,n0}}{q\mu E} - n_0 + N_t \left[\left(\frac{J_{SCLC,EDT,n0}}{q\mu EN_c} \right)^{T/T_t} - \left(\frac{n_0}{N_c} \right)^{T/T_t} \right]} dE \quad (24)$$

504 To determine E_d (a numerically calculated value), the boundary condition is written as
 505 follows:

$$506 \quad d = \frac{\varepsilon}{q} \int_0^{E_d} \frac{1}{\frac{J_{SCLC,EDT,n0}}{q\mu E} - n_0 + N_t \left[\left(\frac{J_{SCLC,EDT,n0}}{q\mu EN_c} \right)^{T/T_t} - \left(\frac{n_0}{N_c} \right)^{T/T_t} \right]} dE \quad (25)$$

507

508 Here, $E(0)$ is set at 0. Note that Equations (24) and (25) must be calculated under the
 509 following conditions: $J_{SCLC,EDT,n0}$, $V_{SCLC} \geq 0$ and $E(x)$, $E_d \geq 0$. By using (24), it becomes
 510 possible to discuss the mechanism of EDT-type SCLC conduction, in which the
 511 concentration of free carriers at the steady state is considered.

512

513 To explain the experimentally-obtained J - V characteristics, we performed numerical
 514 calculations as the current density components of Equations (1) and (24) coincide with an
 515 intervening variable parameter of V_{SCLC} . In the new SCLC model described as Equation
 516 (24), we treated $J_{SCLC,EDT,n0}$ as an arbitrary input parameter. μ and n_0 are obtained through
 517 the Hall measurement. T_t and N_t are fitting parameters to obtain V_{SCLC} . The sample
 518 temperature was used for T , and ε was set at the converted value in the case of $\varepsilon_r = 16$
 519 (determined from the C - V measurements). By verifying J in Equation (1) corresponding

520 to the arbitrary $J_{SCLC,EDT,n0}$ in Equation (24), comparison between the experimental results
 521 and the numerical calculation results can be possible. As J and $J_{SCLC,EDT,n0}$ should be the
 522 same value for the series circuit model as shown in Fig. 3d, V_{drift} in Equation (3) can be
 523 replaced by V_{SCLC} in Equation (24). Based on the results of the temperature dependence
 524 (Supplementary Fig. 8), Φ_B and n in Equation (1) are determined from Equations (4) and
 525 (5), respectively. Then, we can obtain J from Equation (1) through $V_{Schottky}$ as $V-V_{SCLC}$. In
 526 the case of $J = J_{SCLC,EDT,n0}$, the fitting parameter of T_t and N_t are correct.

527

528 (7) Estimation of E_c

529 The critical breakdown field E_c (the maximum electric field at the Schottky interface
 530 when the breakdown voltage V_{BD} is applied) can be estimated according to the
 531 relationship between the depletion layer width W_D and the charge concentration
 532 contributing to the depletion layer N_{depl} as shown in Equations (8) and (9). The
 533 calculations were performed with a model that considers the charge density distribution
 534 of a one-sided abrupt junction [10]. We assumed that the effect of minority carriers on the
 535 space charge formation is negligible. By using the depth profile of N_{depl} obtained from the
 536 $C-V$ measurements, the field distribution in the film thickness direction can be calculated
 537 by the following equation:

$$538 \quad \frac{dE}{dx} = -\frac{q}{\epsilon} N_{depl} \quad (26)$$

539

540 As the reverse current is almost 0, Equation (26) can be written as the following form:

541

$$542 \quad E(x) = -\frac{q}{\epsilon} \int_0^x N_{depl} dx + E(0) \quad (27)$$

543 By integrating Equation (27), V can be described as

$$544 \quad V = -\frac{q}{\epsilon} \int_0^{W_D} \left(\int_0^x N_{depl} dx \right) dx + E(0)W_D \quad (28)$$

545 where $E(x)$ is the electric field intensity at a position x , and $E(0)$ is the electric field at the
 546 Schottky interface. W_D can be approximated to d as the depletion layer is formed through
 547 the whole diode even at 0 V. From the definition of E_c , $E(0)$ can be replaced by E_c when
 548 the breakdown voltage V_{BD} is applied. Then, Equation (28) can be written as the following
 549 form:

550

551
$$V_{BD} = -\frac{q}{\epsilon} \int_0^{W_D} \left(\int_0^x N_{depl} dx \right) dx + E_c W_D \quad (29)$$

552 E_c can be estimated from Equation (29) by using the profiling of E as described in
553 Equation (27). V_{BD} and the N_{depl} profile for W_D can be experimentally obtained from the
554 J - V characteristics and the results of the C - V measurements. The resolution of this
555 technique depends on the Debye screening length; that is, the length by the influence of
556 the impurity concentration in the semiconductor. Thus, the resolution is better than 1 nm
557 for $N_{depl} > 10^{19} \text{ cm}^{-3}$ at the Schottky interface. [11],[12]

558

559 **4. Characterization of thin film**

560 Cross-sectional observation of the SBDs by transmission electron microscopy (TEM)
561 was performed with a focused-ion-beam device (FB-2100, Hitachi) and TEM (JEM-2800,
562 JEOL). TEM observations were performed at an accelerating voltage of 200 keV. X-ray
563 diffraction (XRD) was performed with a Rigaku SmartLab system under a condition of
564 40 kV and 40 mA by using the Cu-K α line (1.5406 Å). The same XRD system was also
565 used to evaluate the crystallinity of the thin films: the grazing incident X-ray diffraction
566 (GIXD, angle of incidence ω) and the conventional θ - 2θ scan (XRD). The thin film
567 samples were deposited on a quartz glass substrate for the XRD measurements and
568 annealed at 300°C for 1 h before the measurement. The GIXD measurement was
569 performed for a multilayer sample of PdO thin films to avoid the change in crystallinity
570 by annealing on a different substrate. This analysis was also done in the multilayer
571 condition of the actual diode structure to avoid transformation of the polycrystalline
572 structure of the PdO during annealing on a different substrate.

573 To estimate the bandgap E_g , UV-VIS spectroscopy (V-370, JASCO) was performed for
574 the thin film samples deposited on quartz glass substrates. The samples were annealed
575 before the measurement. The work function Φ_{WF} was determined by using ultraviolet
576 photoelectron spectroscopy (UPS) by focusing on the secondary electron cutoff.
577 Monolayer thin films deposited on a Si substrate were used as samples. In the UPS
578 measurements, monochromatized 7.7 eV photons from a D2 lamp were used, and a
579 negative bias of 10 V was applied to the sample. A customized system equipped with a
580 zero-dispersion type double monochromator and a 120 mm hemispherical analyser (PSP
581 Vacuum Technology RESOLVE120) was used for the measurement.

582 Hall mobility μ_{Hall} , the free electron carrier concentration n_{Hall} and the specific electrical
583 resistance ρ were obtained with a Hall measurement system (ResiTest 8400, TOYO

584 Corporation) by using an AC magnetic field. The measurements were performed with the
585 Van der Pauw method at room temperature. Thin films deposited on quartz glass
586 substrates (10 mm × 10 mm) were used as samples. The samples were annealed before
587 the measurement, and indium electrodes were deposited on the 4 corners of the samples.
588

589

590 **5. References**

- 591 [1] Rhoderick, E.H. & Williams, R.H. *Metal-semiconductor contacts 2nd ed.* (Clarendon,
592 Oxford, 1988).
- 593 [2] Cibils, R. M. & Buitrago, R. H. Forward I-V plot for nonideal Schottky diodes with
594 high series resistance. *J. Appl. Phys.* **58**, 1075-1077 (1985).
- 595 [3] Baliga, J. *Fundamentals of Power Semiconductor Devices* (Springer, New York, 2008).
- 596 [4] Takagi, A. *et. al.* Carrier transport and electronic structure in amorphous oxide
597 semiconductor, a-InGaZnO₄. *Thin Solid Films* **486**, 38-41 (2005).
- 598 [5] Kamiya, T. Nomura, K. & Hosono, H. Origins of high mobility and low operation
599 voltage of amorphous oxide TFTs: Electronic Structure, Electron Transport, Defects and
600 Doping. *J. Disp. Technol.* **5**, 273-288 (2009).
- 601 [6] Lampert, M. A. & Mark, P. *Current Injection in Solids* (Academic, New York, 1970).
- 602 [7] Mark, P. & Helfrich, W. Space-Charge-Limited Currents in organic crystals. *J. Appl.*
603 *Phys.* **33**, 205-215 (1962).
- 604 [8] Chasin, A. *et. al.* Deep-level transient spectroscopy on an amorphous InGaZnO₄
605 Schottky diode. *Appl. Phys. Lett.* **104**, 082112 (2014).
- 606 [9] Chen, C. W. & Wu, C. I. Analytical solution to space charge limited currents with
607 exponentially distributed traps. *J. Appl. Phys.* **104**, 123706 (2008).
- 608 [10] Glover, G. H. & Tantraporn, W. Doping profile measurements from avalanche
609 space-charge resistance: A new Technique. *J. Appl. Phys.* **46**, 867-874 (1975).
- 610 [11] Kennedy, D. P., Murley, P. C. & Kleinfelder, W. On the measurement of impurity
611 atom distributions in silicon by the differential capacitance technique. *IBM J. Res. Dev.*
612 **12**. 399-409 (1968).
- 613 [12] Schubert, E.F. *et. al.* Spatial resolution of the capacitance-voltage profiling technique
614 on semiconductors with quantum confinement. *Appl. Phys. Lett.* **57**, 497-499 (1990).

Figures




Figure 1

Concepts of amorphous thin-film oxide power device (ATOP, upper panel) compared with conventional bulk single crystal power device (PD, lower panel). a, Structures of amorphous indium-gallium-zinc-oxide (InGaZnO) and single crystal silicon (Si). b, Typical fabrication process of ATOP: thin-film growth on an arbitrary substrate by sputtering. That of the conventional PD: Bulk and epitaxial growth for bulk ingot and single-crystal semiconductor with the bulk substrate, respectively. c, Material parameters of measured mobility μ and estimated critical breakdown field E_c from measured bandgap for amorphous oxide semiconductor materials used in this work, and typical μ and E_c for conventional PD materials. d, PD structures of novel flexible ATOP and conventional rigid discrete.




Figure 2

Schottky interface improved by palladium-oxide (PdO) layer for high breakdown voltage VBD. a, Schematic images of Schottky barrier diode (SBD) structures with and without a PdO layer at the Schottky interface. b, Current density (J) – voltage (V) characteristics of before and after the optimization by PdO layer shown in (a). c, d, Band diagrams for the Schottky contact of Pd-InGaZnO and PdO-InGaZnO, respectively. The work function Φ_{WF} , Schottky barrier height V_b and built-in voltage V_{bi} were obtained from the results of UPS (from Supplementary Fig. 2e and Supplementary Table 1b), J-V (from Supplementary Table 1a) and Capacitance (C) – Voltage (V) (from Supplementary Table 1c) measurements, respectively. The semiconductor electronic affinity χ is determined by V_b^{CV} , V_{bi}^{CV} and $\Phi_{WF}(\text{InGaZnO})$. The interface dipole Δ is defined as $\Phi_{WF}(\text{Metal}) - (J_b J_V + \chi)$. $\Delta = 0$ indicates no pinning effect at the Schottky interface: Pd-InGaZnO contact with pinning ($\Delta \neq 0$) and Pd-InGaZnO contact without pinning ($\Delta = 0$). Cross-sectional transmission electron microscope (TEM) images of the interface as shown in lower panel. The disordered interface, which can cause the pinning, is observed in (c).




Figure 3

Forward and reverse diode characteristics of ATOP. a, J-V characteristics of the ATOP with different drift layer thicknesses. The right and left sides show the forward and reverse characteristics with different scales horizontal axes, respectively. The thicknesses and the sizes of Au/Mo top electrodes are indicated by different shapes and colours of each data point, respectively. The arrows indicate the breakdown voltage. b, Breakdown voltage V_{BD} and minimum specific on-resistance $R_{on,sp min}$ were obtained from J-V characteristics in (a). Figures-of-Merit (FOM) of power devices were calculated from V_{BD} and $R_{on,sp min}$. c, Forward characteristic of 200 nm SBD. The circles and the dashed line show the experimental data and the result of numerical calculation, respectively. The numerical calculation was performed on the basis of the new model taking account of the initial free carrier concentration n_0 , using equation (24) in Method and fitting parameters with Supplementary Table 1d. d, Band diagrams for the forward characteristics in the 200 nm SBD. Left: Common Schottky operation at 0 V. Right: Dominant SCLC

operation. The equivalent circuit at the top represents the Schottky-SCLC model with the diode component at the InGaZnO-PdO interface and variable resistance in the drift layer. e The calculated $(C/A)^2$ (the capacitance(C) divided by the electrode area(A))– voltage(V) plots of the ATOPs in (a). f, Depth profile of electric fields distribution at the breakdown. g, Breakdown mechanism by the local electrical field concentration at the interface of InGaZnO-PdO at the breakdown voltage of 200 nm SBD.




Figure 4

Figure-of-merits (FOM) for PDs and the demonstration of flexible ATOP. a, The relationship between breakdown voltage V_{BD} and on-specific resistance $R_{on,sp}$. The circles and the stars correspond to the present results of the single- and double-layer diodes, respectively. The asterisk and cross grey marks are taken from the references to Si and GaN single-crystal semiconductors, respectively. ATOP limit obtained from equation (4) with the parameters in Supplementary Fig. 5a and V at 5V. b, Schematic images of flexible ATOP (c) Photograph of ATOPs on polyimide film. d, Photograph of measured SBD on a flexible polyimide film with the optimized diode structure. e, J-V characteristics of SBD shown in (d).

Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [210208supplementaryAmorphousthinfilmoxidepowerdevicesoperatingbeyondbulksinglecrystalsiliconlimit.docx](#)