[1] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong, “Device scaling limits of Si MOSFETs and their application dependencies,” *Proc. IEEE*, vol. 89, no. 3, pp. 259–287, 2001.

[2] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” *Proc. IEEE*, vol. 91, no. 2, pp. 305–327, 2003.

[3] V. Mishra, Y. Kumar, V. Prateek, K. Verma, and S. Kumar, “EMA-based modeling of the surface potential and drain current of dual-material gate-all-around TFETs,” *J. Comput. Electron.*, vol. 17, no. 4, pp. 1596–1602, 2018.

[4] J. Wu, S. Member, and Y. Taur, “Reduction of TFET OFF -Current and Subthreshold Swing by Lightly Doped Drain,” vol. 63, no. 8, pp. 3342–3345, 2016.

[5] K. Boucart and A. M. Ionescu, “Double-Gate Tunnel FET With High- κ Gate Dielectric,” vol. 54, no. 7, pp. 1725–1733, 2007.

[6] Z. Yang, “Tunnel Field-Effect Transistor with an L-Shaped Gate,” *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 839–842, 2016.

[7] S. K. Gupta and S. Kumar, “Analytical Modeling of a Triple Material Double Gate TFET with Hetero-Dielectric Gate Stack,” 2018.

[8] K. H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Soree, G. Groeseneken, and K. De Meyer, “Direct and indirect band-to-band tunneling in germanium-based TFETs,” *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 292–301, 2012.

[9] Y. Zhao, S. Member, C. Wu, and S. Member, “Bandgap Engineering With Constant Sub-Threshold Slope Over 5 Decades of Current and High I ON / I OFF Ratio,” vol. 38, no. 5, pp. 540–543, 2017.

[10] B. R. Raad, D. Sharma, P. Kondekar, K. Nigam, and D. S. Yadav, “Drain Work Function Engineered Doping-Less Charge Plasma TFET for Ambipolar Suppression and RF Performance Improvement: A Proposal, Design, and Investigation,” *IEEE Trans. Electron Devices*, vol. 63, no. 10, pp. 3950–3957, 2016.

[11] S. Salahuddin, “Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices,” *Nano Lett*, 2008.

[12] V. Mishra, Y. K. Verma, and S. K. Gupta, “Surface potential–based analysis of ferroelectric dual material gate all around (FE-DMGAA) TFETs,” *Int. J. Numer. Model. Electron. Networks, Devices Fields*, vol. 33, no. 4, pp. 1–11, 2020.

[13] P.-Y. Wang and B.-Y. Tsui, “$${$$\$rm Si$}$ _ ${$$\$rm x$}$${$$\$rm Ge$}$ _ ${$1$\$hbox ${$-$}$${$$\$rm x$}$$}$ $ Epitaxial Tunnel Layer Structure for P-Channel Tunnel FET Improvement,” *IEEE Trans. Electron Devices*, vol. 60, no. 12, pp. 4098–4104, 2013.

[14] J. P. Colinge *et al.*, “Nanowire transistors without junctions,” *Nat. Nanotechnol.*, vol. 5, no. 3, pp. 225–229, 2010.

[15] G. Leung and C. O. Chui, “Variability impact of random dopant fluctuation on nanoscale junctionless FinFETs,” *IEEE Electron Device Lett.*, vol. 33, no. 6, pp. 767–769, 2012.

[16] R. J. E. Hueting, B. Rajasekharan, C. Salm, and J. Schmitz, “The charge plasma P-N diode,” *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1367–1369, 2008.

[17] A. K. Jain, S. Sahay, and M. J. Kumar, “Controlling L-BTBT in Emerging Nanotube FETs Using Dual-Material Gate,” *IEEE J. Electron Devices Soc.*, vol. 6, no. January, pp. 611–621, 2018.

[18] Z. X. Chen *et al.*, “Demonstration of tunneling FETs based on highly scalable vertical silicon nanowires,” *IEEE Electron Device Lett.*, vol. 30, no. 7, pp. 754–756, 2009.

[19] K. P. Pradhan, S. K. Mohapatra, P. K. Sahu, and D. K. Behera, “Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET,” *Microelectronics J.*, vol. 45, no. 2, pp. 144–151, 2014.

[20] V. Mishra, Y. Verma Kumar, and S. Kumar Gupta, “Investigation of Localized Charges on Linearity and Distortion Performance of Ferroelectric Dual Material Gate All Around TFETs,” *J. NANO- Electron. Phys.*, vol. 11, no. 4, pp. 1–6, 2019.