Implementation of Low Voltage MOSFET and Power LDMOS on InGaAs

MANOJ SINGH ADHIKARI (✉ manoj.space99@gmail.com)

Lovely Professional University

Raju Patel

MBM Jodhpur

Yogesh Kumar Verma

LPU: Lovely Professional University

Yashvir Singh

GBPEC: Govind Ballabh Pant Engineering College

Research Article

Keywords: Breakdown voltage, figure-of-merit, LDMOS, trench-gate

Posted Date: April 12th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-280634/v1>

License: © ⓘ This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Abstract

In this paper, a new low voltage MOSFET (LV MOSFET) and high voltage dual-gate MOSFET (HV DG MOSFET) have been proposed with concept of integration based on trench technology on InGaAs material. Junction isolation technique is used for the implementation of a low voltage MOSFET and a high power dual gate MOSFET in same InGaAs epitaxial layer side by side. The HV DG MOSFET consists of dual gate that are placed in drift region under the oxide-filled trenches. The proposed structure minimize on-resistance (R_{on}) along with increased breakdown voltage (V_{br}) due to enhanced RESURF effect, the creation of dual channels, and due to folding technique of drift region in vertical direction. In the HV DG MOSFET, the drain current (I_D) increases leading to enhanced transconductance (g_m) by simultaneous conduction of channels with improved maximum oscillation frequency (f_{max}) and cut-off frequency (f_t). On the other side, the low voltage MOSFET consists of a gate placed in a centre of the structure within an oxide trench to create two n-channels in the p-base. The two channels are conducting in parallel and give substantial enhancement in peak g_m , I_D , f_{max} and f_t with more control over the short channel parameters. The design and performance analysis of low voltage MOSFET (LV MOSFET) and high voltage dual-gate MOSFET (HV DG MOSFET) are carried out on 2-D ATLAS device simulator.

1. Introduction

The low voltage analog and digital circuits are integrated with power devices results in the development of smart power integrated circuits (PICs). The smart PICs are used in various applications such as, automotive electronics, industrial control circuits, personal communication systems programmable logic circuits, portable power management systems, etc. Nowadays, the energy resources are limited so that the requirement of such PICs which consumes less energy, and fulfilled the manufacturing and economic constraints with efficient, rugged and reliable features. However, to fulfil the demand of energy efficiency, there is a requirement of effective power MOSFETs which delivers the enormous amount of power without consuming a substantial part of it [1–3]. Among several possible options, a discrete power device with trench gate structure is more effective suitable for low voltage analog/digital and RF applications due to lower value of on-state resistance as compared to any other architecture with same specifications [4, 5].

A trench gate MOSFET is having a unique feature it conducts the current vertically from one surface to another surface in order to attain a high drive capability which is considerable for making a complete chip [6–9]. A trench based MOS cell consists of body, source, gate, drain, and the channel regions while it exhibits current flow in vertical direction. MOS cells are connected in such a fashion to minimize the value of on-resistance. The design parameters for consideration of a trench based MOSFET are improvement in transconductance, on-state resistance and breakdown voltage [10, 11].

Presently, silicon-on-insulator (SOI) technology is dominantly used for making the RF power integrated circuits (PICs) due to its mature fabrication process with well-studied native oxide in order to get advantage of better reliability, improved performance, low power consumption, and reduction in size,

weight and cost [12-14]. As the silicon (Si) based power electronic devices are approaching their physical limits, new materials are needed to overcome the challenges faced by the mature Si technology [15]. The III-V group compound semiconductors are emerging as the promising channel material for LDMOS due to their outstanding transport properties. High electron mobility material InGaAs is attractive as alternative channel material than Si which can replace silicon in power devices [2, 15, 16]. Therefore, the motive of this paper is to propose the integration of low voltage MOSFET and high power dual-gate MOSFET on emerging InGaAs semiconductor material using trench technology for better performance of the device.

2. Device Structure

Figure 1 illustrates the integration of junction isolated low voltage MOSFET (LV MOSFET) and high voltage dual-gate MOSFET (HV-DG MOSFET). Both the devices are implemented in n-type III-V semiconductor material (i. e. $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$) using p-type substrate (InP). The proposed junction isolated HV DG MOSFET and LV MOSFET is isolated by using p^+ trench with -1 V reverse bias. In both low voltage as well as high voltage dual-gate MOSFETs, n-channels are formed in p-region vertically and drain electrode is separately connected with source/p-region by oxide (Al_2O_3) filled trenches. The I_D flows through all the channels simultaneously from drain electrode to source electrode.

The HV DG MOSFET consists of stepped-gate structure with unequal oxide thickness $t_{\text{ox}2} = 0.1 \mu\text{m}$, $t_{\text{ox}1} = 0.85 \mu\text{m}$, and $t_{\text{ox}} = 0.3 \mu\text{m}$. The HV DG MOSFET gate length is $0.5 \mu\text{m}$ and the length of cell pitch is $3 \mu\text{m}$ with other mentioned lengths are $L_1 = 1.35 \mu\text{m}$, $L_2 = 0.45 \mu\text{m}$, $L_3 = 0.60 \mu\text{m}$. The n-drift region doping (N_D) is 8×10^{16} and p-body doping $1.5 \times 10^{16} \text{ cm}^{-3}$. The trench depth (t_D) and epitaxial thickness (t_e) are kept $1.6 \mu\text{m}$ and $2.2 \mu\text{m}$, respectively. A positive V_{gs} forms dual channels in p-region with side walls of gate trenches leading to flow of current (I_D). The conduction of channels through both the gates enhances I_D and g_m . The high g_m results in increase of f_{max} and f_t of the HV DG MOSFET.

On the other side of the structure, the LV MOSFET is made with a 1920 nm thick n-type layer ($\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$) and doping concentration of 10^{19} cm^{-3} over p-type substrate. The p-base thickness is 60 nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ has doping $2 \times 10^{18} \text{ cm}^{-3}$, and the thickness of n^+ -cap layer is 20 nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with doping of 10^{19} cm^{-3} . The n^+ -cap layer is used as ohmic source contacts. The gate (TaN) is placed at the centre of structure in an Al_2O_3 trench. There are two channels are formed near to both side walls of the gate when the value of V_{gs} is greater than the threshold voltage. Due to conduction of current in parallel mechanism improves the I_D and g_m .

3. Results And Discussion

The 2-D simulations of proposed structure as junction isolated LV MOSFET and HV DG MOSFET are carried out by choosing CVT Lombardi and Fermi-Dirac models with the help of ATLAS device simulator [17]. The simulations accuracy is determined by comparing the results obtained with existing literature of a MOSFET [18]. Figure 2 describes a good agreement of simulation results with experimental data. In this

study at the interface of InGaAs/Al₂O₃ the incorporated value of an interface trap-charge is $1 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$. The V-I characteristics of HV DG MOSFET are obtained at various V_{GS} (gate to source voltages) are depicted in Figure 3. The observed value of I_D is 0.086 mA/ μm in HV DG MOSFET at V_{DS} (drain to source voltage) of 10 V and V_{GS} of 2 V. At L_G of 60 nm, the V-I characteristics of LV MOSFET at different V_{GS} are shown in Figure 4. At $V_{GS}=1$ V and $V_{DS}=1.6$ V, the I_D of LV MOSFET is 0.50 mA/ μm due to creation of two channels in p-body.

Figure 5 explains the g_m versus V_{GS} characteristic of the HV DG MOSFET. The transconductance (g_m) basically represents the gain of the MOSFET. The peak value of the g_m for the proposed HV DG MOSFET is 0.102 mS/ μm at V_{GS} of 2.5 V due to simultaneous control of I_D by dual gate. On the other side, for LV MOSFET, the maximum value of g_m is obtained as 0.998 mS/ μm at V_{GS} of 1.25 V as described in Figure 6. The device structure consists of high value of g_m represents their suitability for RF amplifier applications.

The frequency/microwave characteristics (f_{max} and f_t) of the HV DG MOSFET are shown in Figure 7. In the proposed HV DG MOSFET the value of f_t obtained is 3.8 GHz, while f_{max} is found to be 9.75 GHz.

For the LV MOSFET, the frequency characteristics are shown in Figure 8. The value of f_t of the low voltage MOSFET is found to be 41 GHz at 0 dB current gain. This is due to the effect of enhanced g_m of the device. The f_{max} value of the proposed LV MOSFET is 132 GHz.

Moreover, at V_{GS} of 0 V, figure 9 shows the breakdown characteristics of the HV DG MOSFET. In this study, the V_{br} is extracted at which I_D exceeds 10^{-9} mA/ μm . This characteristic exhibits a high V_{br} of 62 V. This is due to the reduction in the peak value of electric field in the proposed structure.

The dependence of $R_{on,sp}$ and V_{br} on N_d for the HV DG MOSFET is shown in Figure 10. Figure 10 depicted the HV DG MOSFET gives maximum V_{br} (i. e. 62 V) for $N_d = 1.5 \times 10^{16} \text{ cm}^{-3}$ due to RESURF effect (i. e. reduces the peak electric field inside the device). As increases the value of N_d beyond $1.5 \times 10^{16} \text{ cm}^{-3}$, the V_{br} decreases due to increases the field lines inside drift region. From figure 11, as the value of N_d increases the $R_{on,sp}$ decreases due to enhancement in drift current. Table 1 shows a performance evaluation of various MOSFETs.

Table 1

A performance comparison of various MOSFETs.

		I_D (mA/ μ m)	BV (V)	R_{on-sp} (m Ω -mm ²)	g_m (mS/ μ m)	f_t (GHz)	f_{max} (GHz)	SS (mV/dec)	DIBL (mV/V)
This work	HV DTG MOSFET	0.086	62	51	0.102	3.8	9.75	-	-
	LV MOSFET	0.50	-	-	0.998	41	132	76	115
PICs [19]	HV DTG MOS	0.074	52	51	0.106	4	10.8	-	-
	LV MOS	0.53	-	-	1.03	44	138	78	118
PICs [12]	HV DTDG MOS	-	91	51	-	-	-	-	-
	LV IC	-	-	-	-	-	-	-	-
PICs [11]	HV DT MOS	-	92	36	-	-	-	-	-
	LV IC	-	-	-	-	-	-	-	-

4. Conclusion

In this work, a new integration technique is proposed based on junction isolation of LV MOSFET and HV DG MOSFET for making smart IC on III-V semiconductor material i. e. InGaAs. The architecture of proposed device is based on trench gates form multiple channels conduction in the p-body to obtained higher output current and lower on-state resistance. The enhancement in I_D due to more control of gate also enhances the peak transconductance which improves the microwave characteristics of the proposed structure. In the HV DG MOSFET the obtained value of I_D =0.086 mA/ μ m, BV=62 V, R_{on-sp} =51 m Ω -mm², g_m = 0.102 mS/ μ m, f_t = 3.8 GHz, and f_{max} = 9.75 GHz. For LV MOSFET the observed value of I_D =0.50 mA/ μ m, g_m = 0.998 mS/ μ m, f_t = 41 GHz, f_{max} = 132 GHz with SS=76 mV/dec, and DIBL=115 mV/V. With the help of 2-D analysis in the device simulator, the performance of LV MOSFET and HV DG MOSFET are evaluated and observed that both the devices exhibits better static and dynamic behavior. The proposed integration concept with trench gate technology can be used for making power ICs, high frequency communication systems also used in analog, digital and mixed signal applications.

Declarations

Funding statement:

This research received no specific grant from any funding agency in the public, commercial, or not-for profit sectors.

Conflict of interest:

The authors declare that there is no conflict of interest.

Author Contributions:

All the authors contributed in each part of the manuscript.

Consent to participate:

All the authors voluntarily agree to participate in this research study.

Consent to publication:

All the authors provide their consent to publish the present work in the Silicon journal.

Availability of data and material:

Yes

Compliance with ethical standards:

Yes

Acknowledgments:

I am thankful to Lovely Professional University for providing useful environment to accomplish the work.

References

1. R. S. Saxena and M. J. Kumar, Trench gate power MOSFET: Recent advances and innovations Advances Microelectronics and Photonics Hauppauge, NY, USA: Nova Science Publishers, **1** (2012) 1–23.
2. J. B. Steighner, J. S. Yuan and Y. Liu, Simulation and analysis of InGaAs power MOSFET performances and reliability IEEE Trans. on Electron Devices **58**(1) (2011) 180-189.

3. N. Waldron, D. H. Kim, and J. A. Del Alamo, A self-aligned InGaAs HEMT architecture for logic applications. *IEEE Trans. Electron Devices* **57**(1) (2010) 297-304.
4. M. S. Adhikari and Y. Singh, High performance multi-channel MOSFET on InGaAs for RF amplifiers. *Superlattices and Microstructures* **102** (2017) 79-87.
5. M. S. Adhikari and Y. Singh, A nanoscale dual-channel trench (DCT) MOSFET for analog/RF applications. *Superlattices and Microstructures* **88** (2015) 567-573.
6. Y. Singh and M. S. Adhikari, Performance evaluation of a lateral trench-gate power MOSFET on InGaAs. *Journal of Computational Electronics* **13**(1) (2014) 155-160.
7. Y. Singh and M. Badiyari, Performance optimization of InGaAs power LDMOSFET. *Microelectronics Journal* **46**(5) (2015) 404-409.
8. S. Sant and A. Schenk, Methods to enhance the performance of InGaAs/InP heterojunction tunnel FETs. *IEEE Trans. on Electron Devices* **63**(5) (2016) 2169-2175.
9. R. S. Saxena and M. J. Kumar, A new strained-silicon channel trench gate power MOSFET: Design and analysis *IEEE Trans. on Electron Devices* **55**(11) (2008) 3299-3304.
10. R. J. E. Hueting, E. A. Hijzen, A. Heringa, A. W. Ludikhuizen, and M. A. A. Zandt, Gate-drain charge analysis for switching in power trench MOSFETs. *IEEE Trans. on Electron Devices* **51**(8) (2004) 1323-1330.
11. M. J. Kumar and R. Sithanandam, $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$ trench gate power MOSFET based on impact ionization for improved performance: Design and Analysis. *IEEE Trans. on Electron Devices* **64**(11) (2017) 4561-4567.
12. M. J. Kumar and R. Sithanandam, Extended- p^+ stepped gate LDMOS for improved performance. *IEEE Trans. Electron Devices* **57**(7) (2010) 1719-1724.
13. X. Luo, J. Fan, Y. Wang, T. Lei, M. Qiao, B. Zhang, and F. Udrea, Ultralow specific on-resistance highvoltage SOI lateral MOSFET. *IEEE Electron Device Lett.* **32**(2) (2011) 185-187.
14. M. J. Kumar and A. Bansal, Improving the breakdown voltage, on-resistance and gate-charge of InGaAs LDMOS power transistors. *Semiconductor Science and Technology* **27**(10) (2012) 1-13.
15. M. Payal and Y. Singh, RF dual-gate-trench LDMOS on InGaAs with improved performance. *Indian Journal of Physics* **92** (2018) 151-157.
16. M. S. Adhikari and Y. Singh, High performance DCTG-LDMOS on InGaAs for RF power amplifier applications *Materials Science in Semiconductor Processing* **40** (2015) 861-866.
17. ATLAS user's manual: Device simulation software Silvaco Int. Santa Clara CA (2010)
18. F. Xue, A. Jiang, H. Zhao, and Y. T. Chen et al., Sub-50-nm $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with various barrier layer materials. *IEEE Electron Device Lett.* **33** (2012) 32-34.
19. M. S. Adhikari and Y. Singh, Implementation of Trench-based Power LDMOS and Low Voltage MOSFET on InGaAs. *IETE Technical Review*, (2018) 1-9.

Figures

Figure 1

Schematic view of the junction isolated HV DG MOSFET and LV MOSFET.

Figure 2

Comparison of transfer characteristics.

Figure 3

I_D versus V_{DS} characteristics of the HV DG MOSFET.

Figure 4

I_D versus V_{DS} characteristics of the LV MOSFET.

Figure 5

Transconductance characteristics of the HV DG MOSFET.

Figure 6

Transconductance characteristics of the LV MOSFET.

Figure 7

Frequency response of the HV DG MOSFET.

Figure 8

Frequency response of the LV MOSFET

Figure 9

Breakdown characteristics of the HV DG MOSFET

Figure 10

V_{br} and $R_{on,sp}$ as a function of N_d of the HV DG MOSFET

Figure 11

Specific on-resistance @ V_{GS} of the HV DG MOSFET