

Analog/RF Performance Analysis of Heterojunction Tunnel FET with Temperature

Irfan Pindoo

Lovely Professional University Faculty of Technology and Sciences

Sanjeet Kumar Sinha (✉ sanjeetksinha@gmail.com)

Lovely professional University, Punjab, India

Sweta Chander

Lovely Professional University

Research Article

Keywords: Tunnel FET, band to band tunneling, subthreshold swing, Miller capacitance, transconductance, cut-off frequency

Posted Date: March 17th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-298331/v1>

License:   This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Analog/RF Performance Analysis of Heterojunction Tunnel FET with Temperature

Irfan Pindoo, Sanjeet Kumar Sinha*, Sweta Chander
School of Electronics and Electrical Engineering, Lovely Professional University, Punjab, India

Abstract—In this paper, the analog/RF analysis of SiGe source-based heterojunction Tunnel FET is reported. The parameters like transconductance (g_m), device efficiency (g_m/I_D), gate-source capacitance (C_{GS}), gate-drain capacitance (C_{GD}), cut-off frequency (f_T) and gain-bandwidth product (GBP) are studied. DC, as well as AC simulations, have been performed on the proposed device. We have achieved an ON current of $0.537 \mu\text{A}/\mu\text{m}$ and OFF current of $13 \text{ fA}/\mu\text{m}$, thus achieving I_{ON}/I_{OFF} ratio as 3.72×10^{10} . We have also performed temperature analysis of the analog/RF parameters. We have also investigated the device for the temperature analysis concerning the drain current and the capacitance calculations. We have observed that the OFF currents are strongly dependent on the temperature. All the simulations have been performed on Visual TCAD (licensed version 1.9.2-3).

Keywords—Tunnel FET; band to band tunneling; subthreshold swing; Miller capacitance; transconductance; cut-off frequency

Declarations

Funding: Not Applicable

Conflicts of interest/Competing interests: Not Applicable

Availability of data and material : All simulation results are available in Visual TCAD lab of VLSI Domain under School of Electronics and Electrical Engineering, Lovely Professional University, Punjab, India

Code availability : Not Applicable

Authors' contributions: All the authors did their contribution in the manuscript for the possible publication .

Ethics approval : Not Applicable

Consent to participate : Not Applicable

Consent for publication : All authors are giving consent for publication.

I. INTRODUCTION

With continuous scaling of transistors in CMOS technology, it has been made possible to attain high drive currents with a high-frequency performance of conventional MOSFET. However, due to the shrinking of the device with scaling, short channel effects and leakage currents put a constraint on its use [1-5]. Thus, extensive research has been made to develop novel devices that can overcome the scaling limitation in a MOSFET. Moreover, due to the thermionic emission mechanism, the subthreshold swing of a MOSFET cannot achieve less than 60 mV/decade at room temperature. In the recent past, Tunnel Field Effect Transistors (TFETs) have been proposed as a substitute for the conventional MOSFET structures [6-9]. The physics involved in the current transport mechanism of a TFET is based on the band to band tunneling (BTBT) rather than a thermal injection of electrons as in case of a MOSFET. So, it is possible to achieve steeper subthreshold swing and a high I_{ON}/I_{OFF} ratio, while operating at a supply voltage lesser than 1 Volt. Hence, TFETs are seen as promising devices for low power applications such as smartphones, laptops, etc.

Despite the given advantages, it has been seen that TFETs based on silicon material suffers from low ON current and high subthreshold swing (SS) thus rendering it unsuitable for practical use. Poor characteristics of a conventional TFET structure has been attributed to the larger energy band gap of the silicon material. Researchers have presented various performance booster techniques such as dual gates, gate all around, high-k dielectric material, use of low energy band gap, etc. to boost the ON current and to achieve sub 60 mV/decade subthreshold swing [10-15] However, seldom papers have been reported regarding the analog/RF performance of TFET structure [16-21].

In this paper, we have analyzed SiGe source-based heterojunction TFET device on the basis of the following analog/RF parameters: transconductance (g_m), device efficiency (g_m/I_D), gate source capacitance (C_{GS}), gate drain capacitance (C_{GD}), cut-off frequency (f_T) and gain-bandwidth product (GBP). Further, we have analyzed the device for the temperature variations from 200 Kelvin to 400 Kelvin.

*Corresponding author

sanjeetksinha@gmail.com

II. DEVICE DETAILS AND SIMULATION

The schematic structure of the device is given in Fig. 1. The structure uses $Si_{1-x}Ge_x$ as the source material, where x represents the amount of the molar fraction of Germanium added to the compound SiGe.




Fig.1. Proposed Device Structure

Germanium has a smaller energy band-gap compared to the silicon. Thus, it helps in boosting the ON current of a device [22-26]. However, the sole use of a Germanium also increases the OFF current at the same time, which is not desirable. While as, the leakage current in silicon is around 1000 times lesser than that of a Germanium. Thus, to combine excellent features of both materials, SiGe has been used in the source region. The values of molar fraction, work function and spacer lengths have been optimized for better I_{ON}/I_{OFF} and SS [27-29]. The values of the device parameters have been provided in Table 1. Silicon on Insulator (SOI) has been utilized to suppress short channel effects [30-32].

All the simulations have been performed on Visual TCAD. Kane's local band to band tunneling model has been enabled while running the simulation. Lombardi Model has also been used in order to take high field mobility into consideration. The electron-hole tunneling current is calculated by WKB integral.

TABLE I
VALUES OF PARAMETERS

Parameters Used	SiGe-TFET
Gate Length	50 nm
Doping at Source	$1 \times 10^{20} \text{ cm}^{-3}$
Doping at Channel	$1 \times 10^{15} \text{ cm}^{-3}$
Doping at Drain	$5 \times 10^{18} \text{ cm}^{-3}$
Oxide Thickness	2 nm
Gate Work Function	4.7 eV
Substrate Doping	$1 \times 10^{19} \text{ cm}^{-3}$
Molar Fraction	$x = 0.65$

III. INVESTIGATION RESULTS AND DISCUSSION

Fig. 2 represents the energy band diagram of a device in OFF and the ON state. When gate-source voltage $V_{GS} = 0$ Volt, the valence band of the source lies above the conduction band of the channel, hence band to band tunneling is inhibited.




Fig.2. Energy Band Diagram for the proposed device

When the gate-source voltage is increased gradually, the electrical field around the gate-source region increases, thus enabling the band to band tunneling. This results in an increase in the drain current. Kane's model gives the rate of the tunneling as:

$$G^{BB} = A. BTBT. \frac{E^2}{\sqrt{E_g}} \cdot \exp\left(-B. BTBT. \frac{E_g^{3/2}}{E}\right) \quad (1)$$

Here A.BTBT and B.BTBT are empirical fitting parameters, E is the electrical field and E_g is the energy band-gap. From (1), it is clear that the tunneling rate increases with an increase in the electrical field. A

Fig. 3 shows the variation of an electrical field with the application of gate-source voltage. As the gate voltage is increased from $V_{GS} = 0$ V to $V_{GS} = 1.5$ V, the electrical field increases. Fig. 4 shows the surface potential of the device. It is clear from the figure that the potential is low at the source junction. As we proceed toward the drain junction, the surface potential increases. Moreover, the graph indicates that as the gate-source voltage is increased, the surface potential increases.

Fig. 5 shows the drain current transfer characteristics of the device. The device shows an excellent subthreshold swing of 28.57 mV/decade and maintains I_{ON}/I_{OFF} ratio of 3.72×10^{10} . The threshold voltage of a device has been found out by using




Fig. 3. Electric Filed Variations at the source




Fig. 4. Surface Potential of a device

a constant current method, and the gate voltage has been noted at the drain current value of 10^{-7} A/ μ m. Furthermore, drain induced barrier lowering (DIBL) has been calculated by observing the linear I_D vs V_{GS} curve at the linear and the saturation mode.

DIBL is basically a short channel effect phenomenon in short channel devices, where the larger drain voltage widens the depletion region hence lowering the potential barrier at the source. The value of DIBL obtained in our device is 3.636 mV. Thus, it can be said that the short channel effect of DIBL is greatly restrained in our proposed design. The equation used for DIBL calculation is given as:

$$DIBL = \frac{V_{T_{LIN}} - V_{T_{SAT}}}{V_{D_{SAT}} - V_{D_{LIN}}} \quad (2)$$

Where $V_{D_{SAT}}$ and $V_{D_{LIN}}$ are the supply voltages at the saturation and the linear mode. $V_{T_{LIN}}$ and $V_{T_{SAT}}$ are the threshold voltages obtained using the constant current method at the linear and the saturation mode, respectively. The variations with temperature from a range of 200 K to 400 K are performed on the drain current. It can be observed from the Fig.6 and Fig. 7 that the ON current is not affected with temperature variations. It is because the band to band tunneling is weakly dependent on temperature. However, it can be seen that the OFF current strongly varies with temperature. Transconductance plays an important role in terms of analog performance. It represents




Fig. 5. I_D - V_{GS} Transfer characteristics curve




Fig. 6. Temperature variations in I_D - V_{GS} Transfer characteristics curve




Fig. 7. Temperature variations in $\log I_D$ - V_{GS} Transfer characteristics curve

the change in the output drain current with respect to the variations in a gate voltage. It is clear from Fig. 8 that at the lower voltages, the transconductance increases with the increase of a gate voltage. However, at the higher voltages, it is observed that g_m decreases due to the mobility degradation.

Mathematically, transconductance is defined as:

$$g_m = \frac{dI_D}{dV_{GS}} \text{ (at Constant } V_{DS}) \quad (3)$$




Fig.8. Transconductance vs Gate voltage curve




Fig. 9. Device Efficiency (g_m/I_{DS}) vs Gate Voltage curve

Transconductance to output drain current (g_m/I_{DS}) or device efficiency is another useful parameter for analog/RF applications—Fig. 9 plots device efficiency of the device against the drain current for the device. The improvements in the device efficiency are attributed to the increase in the transconductance of the device. g_m/I_{DS} ratio obtained shows that the device is capable of providing high energy efficiency at lower gate voltages, which is an essential parameter for low power analog/RF applications (Chander et al., 2017; Sarkar & Sarkar, 2013).

From equation (2), g_m/I_{DS} can be expressed as:

$$\frac{g_m}{I_{DS}} = \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial V_{GS}}$$

and subthreshold swing (SS) is given by:

$$\begin{aligned} \frac{1}{SS} &= \frac{\partial \ln(I_{DS})}{\partial V_{GS}} = \frac{1}{\ln 10} \frac{\partial \ln(I_{DS})}{\partial V_{GS}} \\ &= \frac{1}{\ln 10} \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial V_{GS}} = \frac{1}{\ln 10} \frac{1}{I_{DS}} g_m \\ \frac{1}{SS} &= \frac{1}{\ln 10} \frac{g_m}{I_{DS}} \end{aligned} \quad (4)$$

Therefore,

$$\frac{g_m}{I_{DS}} = \frac{\ln 10}{SS} \quad (5)$$

Hence, from Eq. (5), the theoretical limit of g_m/I_{DS} is about 38.3 V^{-1} . However, since TFET based structure has been employed in this paper with an excellent subthreshold swing of 28.57 mV/decade , thus increasing the device efficiency tremendously. From equation (5), by substituting the value of the average subthreshold swing, the value of device efficiency g_m/I_{DS} comes out to be 80.59 V^{-1} , which is more than twice the value achievable with the MOSFET structure. Thus, larger values of g_m/I_{DS} than that of a MOSFET is achievable with TFET structure. Also, there is no noted difference with the variations in the drain voltage.




Fig. 10. Gate-Drain capacitance curve

Parasitic capacitances play a vital role in the determination of the propagation delay and the high-frequency response of the device. For complete insights, both gate-source capacitance (C_{GS}) and gate-drain capacitance (C_{GD}) are taken into consideration. For a heterojunction TFET, C_{GD} dominates overall capacitance (Mookerjea, Krishnan, Datta, & Narayanan, 2009). Fig. 10 shows the variation of the gate-drain capacitance as a function of the gate voltage. It is clear from the figure that C_{GD} increases with the increase of V_{GS} due to the development of the inversion layer from the drain towards the source region.

Fig. 11 shows gate-source capacitance variations with gate voltage. C_{GS} depends on the electron concentration of the source side. It can be observed that C_{GS} decreases with an increase in gate voltage V_{GS} . It is because the coupling between the gate and the source decreases because of the increased inversion

layer. C_{GS} values obtained are lesser than that of C_{GD} . The total gate capacitance can be calculated by summing up gate-source (C_{GS}) and gate-drain capacitances (C_{GD}). The values of the capacitance obtained lies in the range of 0.1 to 1 femto Farads. Furthermore, we have also performed a temperature analysis of the capacitance parameters. It can be observed from Fig. 12 and Fig. 13 that both the capacitances remain weakly dependent on the temperature at lower voltages, and shows a slight increase in the values at higher




Fig. 11. Gate-Source capacitance curve




Fig. 12. Temperature variations in Gate-Drain capacitance curve




Fig. 13. Temperature variations in Gate-Source capacitance curve

gate voltages. Overall, it can be deduced that C_{GS} and C_{GD} have a negligible effect on temperature variations. The cut-off frequency (f_T) is another important parameter of interest, that represents the frequency range up to which a device can be amplified. It is defined as the frequency at which gain becomes unity. For better RF applications, f_T must be as high as possible. The value of cut-off frequency is given by:

$$f_T = \frac{g_m}{2\pi C_{GD} \sqrt{1 + \frac{2C_{GD}}{C_{GS}}}}$$

$$\cong \frac{g_m}{2\pi(C_{GS} + C_{GD})}$$

$$f_T \cong \frac{g_m}{2\pi C_{GG}} \quad (6)$$

Thus, an increase in parasitic capacitances would decrease the cut-off frequency. It can also be deduced from the given equation with an increase in g_m , the cut-off frequency increases as well. This is mainly attributed to the injection of charges from the source and the increase in the band to band tunneling. The higher mobility for a device can be achieved if a drain voltage is increased. This, in turn, improves the transconductance of the device. Similarly, the gate capacitance C_{GG} also reduces with an increase in drain-source voltage. Thus, the increase of g_m and the decrease of C_{GG} leads to the higher cut-off frequency for the device.




Fig. 14. Cut-off frequency curve




Fig. 15. Gain Bandwidth Product Plot

Fig. 14 indicates that the cut off frequency of the device lies in the Gigahertz (GHz) range. Fig. 15 demonstrates the gain-bandwidth product of the device. This parameter represents the trade-off between the bandwidth and the gain, and is calculated as follows:

$$GBP = \frac{g_m}{2\pi C_{GD} \times 10}$$

$$GBP = \frac{g_m}{20\pi C_{GD}} \quad (7)$$

The values obtained can be compared with the work of others in Table II.

TABLE II
COMPARATIVE ANALYSIS

Device Parameters	This work	Chen et al. [9]	Anand & Sarin [3]	Chander et al. [7]
ON current, I_{ON} (mA/ μ m)	0.537	0.081	0.0488	0.01
OFF current, I_{OFF} (fA/ μ m)	13	-	0.007	0.006
SS (mV/dec)	28.57	51.5	64.79	28
DIBL (mV)	3.636	-	98.22	11
Threshold voltage, V_{TH} (V)	0.256	-	0.66	0.41
Transconductance, g_m (mS)	0.68	0.232	0.4	0.11
Cut-off frequency, f_T (GHz)	446	11.9	\cong 500	7.6
Gate-Source capacitance, C_{GS} (fF)	0.387	0.7	-	0.3
Gate-Drain capacitance, C_{GD} (fF)	0.964	3.7	-	2
Gain Bandwidth Product, GBP (GHz)	126	2.3	15	0.87

IV. CONCLUSION

In this paper, the analog performance of *SiGe* has been studied and demonstrated. The proposed device shows enhanced improvements in the parameters of the drive current, transconductance, device efficiency g_m/I_D , gate-drain capacitance (C_{GD}), gate-source capacitance (C_{GS}), cut-off frequency (f_T), and gain-bandwidth product (GBP). The maximum I_{ON} and I_{OFF} values obtained for the device are 0.537 μ A/ μ m and 13 fA/ μ m respectively, thus achieving I_{ON}/I_{OFF} ratio of around 3.72×10^{10} . The maximum transconductance value for the device is 0.68 milli Siemens/ μ m at the drain-source voltage, $V_{DS} = 1$ V. The best device efficiency g_m/I_{DS} being obtained is 80.59 V^{-1} . The maximum cut-off frequency obtained for the device is around 446 GHz at the drain-source voltage, $V_{DS} = 1$ V. For studying the high-frequency response, Miller capacitances (C_{GS} and C_{GD}) have been studied, and it was found that the gate-drain capacitance (C_{GD}) is the dominant factor in the Miller capacitance. The results obtained have also been compared to the existing TFET structures, and it is evident that the device shows superior performance. Therefore, it can be concluded that the proposed device can be useful for many analog and digital low power applications.

REFERENCES

- [1] D. B. Abdi and M. J. Kumar, "In-built N⁺ pocket pnpn tunnel field-effect transistor," *IEEE Electron Device Letters*, vol. 35, no. 12, pp. 1170-1172, 2014.
- [2] P. Agarwal, G. Saraswat, and M. J. Kumar, "Compact surface potential model for FD SOI MOSFET considering substrate depletion region," *IEEE Transactions on Electron Devices*, vol. 55, no. 3, pp. 789-795, 2008.
- [3] S. Anand, and R. Sarin, "Analog and RF performance of doping-less tunnel FETs with Si_{0.55}Ge_{0.45} source," *Journal of Computational Electronics*, vol. 15, no. 3, pp. 850-856, 2016.
- [4] K. K. Bhuvalka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering," *IEEE Transactions on Electron Devices*, vol. 52, no. 5, pp. 909-917, 2005.
- [5] S. K. Sinha, and S. Chaudhury, "Simulation and analysis of quantum capacitance in single-gate MOSFET, double-gate MOSFET and CNTFET devices for nanometre regime," *IEEE International Conference CODIS*, pp. 157-160, 2012.
- [6] K. Boucart and A. M. Ionescu, "Double-Gate Tunnel FET With High-k Gate Dielectric," *IEEE Transactions on Electron Devices*, vol. 54, no. 7, pp. 1725-1733, 2007.
- [7] S. Chander, S. K. Sinha, S. Kumar, P. K. Singh, K. Baral, K. Singh and S. Jit, "Temperature analysis of Ge/Si heterojunction SOI-tunnel FET," *Elsevier, Superlattices and Microstructures*, vol. 110, pp. 162-170, 2017.
- [8] A. Chattopadhyay and A. Mallik, "Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor," *IEEE Transactions on Electron Devices*, vol. 58, no. 3, pp. 677-683, 2011.
- [9] S. Chen, H. Liu, S. Wang, W. Li, X. Wang and L. Zhao, "Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor," *Nanoscale research letters*, vol. 13, no. 1, pp. 321, 2018.
- [10] S. K. Sinha and S. Chaudhury, "Analysis of different parameters of channel material and temperature on threshold voltage of CNTFET," *Elsevier, Materials Science in Semiconductor Processing*, vol. 31, pp. 431-438, 2015.
- [11] W. Y. Choi, B. G. Park, J. D. Lee, and T. J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Letters*, vol. 28, no. 8, pp. 743-745, 2007.
- [12] I. Eisele, H. Lochner and M. Schlosser, "SiGe Tunnel Field Effect Transistors," *ECS Transactions*, vol. 16, no. 10, pp. 961, 2008.
- [13] Sweta Chander and S. Baishya, "Two-dimensional model of a heterojunction silicon-on insulator tunnel field effect transistor," *Elsevier, Superlattices & Microstructures*, vol. 90, pp. 176-183, 2016.
- [14] A. M. Ionescu, and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329, 2011.
- [15] E. Kane, "Zener tunneling in semiconductors," *Journal of Physics and Chemistry of Solids*, vol. 12, no. 2, pp. 181-188, 1960.
- [16] S. Kanungo, S. Chattopadhyay, P. S. Gupta, K. Sinha and H. Rahaman, "Study and Analysis of the Effects of SiGe Source and Pocket-Doped Channel on Sensing Performance of Dielectrically Modulated Tunnel FET-Based Biosensors," *IEEE Transactions on Electron Devices*, vol. 63, no. 6, pp. 2589-2596, 2016.
- [17] K. H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Soree, G. Groeseneken, and K. De Meyer, "Direct and indirect band-to-band tunneling in germanium-based TFETs," *IEEE Transactions on Electron Devices*, vol. 59, no. 2, pp. 292-301, 2011.
- [18] Y. Khatami and K. Banerjee, "Steep subthreshold slope n- and p-type tunnel-FET devices for low-power and energy-efficient digital circuits," *IEEE Transactions on Electron Devices*, vol. 56, no. 11, pp. 2752-2761, 2009.
- [19] S. K. Sinha and S. Chaudhury, "Impact of Oxide Thickness on Gate Capacitance-- A Comprehensive Analysis on MOSFET, Nanowire FET and CNTFET Devices," *IEEE Transactions on Nanotechnology*, vol. 12, pp. 958-964, 2013.
- [20] H. W. Kim, J. H. Kim, S. W. Kim, M. C. Sun, E. Park, and B. G. Park, "Tunneling field-effect transistor with Si/SiGe material for high current drivability," *Japanese Journal of Applied Physics*, vol. 53, pp. 06JE12, 2014.

- [21] W. Li, H. Liu,, S. Wang,, S. Chen and Z. Yang “Design of high performance Si/SiGe heterojunction tunneling FETs with a T-shaped gate”,. *Nanoscale research letters*, 12(1), 198, 2017.
- [22] L.Liu, D.Mohata, and S. Datta, “Scaling length theory of double-gate interband tunnel field-effect transistors,” *IEEE Transactions on Electron Devices*, vol. 59, no.4, pp. 902-908, 2012.
- [23] S. Chander, S. Baishya, S. K. Sinha, S. Kumar, P. Singh, K. Baral, M. Tripathy, A. Singh and S. Jit, “Two-dimensional analytical modeling for electrical characteristics of Ge/Si SOI-tunnel FinFETs,” *Elsevier, Superlattices and Microstructures* vol. 131,pp.30-39, 2019.
- [24] S.Mookerjea, R.Krishnan, S.Datta, and V.Narayanan,“Effective capacitance and drive current for tunnel FET (TFET) CV/I estimation,” *IEEE Transactions on Electron Devices*, vol. 56, no.9, pp. 2092-2098,2009.
- [25] A.Sarkar, and C. Sarkar, “RF and analogue performance investigation of DG tunnel FET,” *International Journal of Electronics Letters*,vol. 1, no.4, pp. 210-217, 2013.
- [26] A. C.Seabaugh and Q.Zhang, “ Low-voltage tunnel transistors for beyond CMOS logic,” *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2095-2110,2010.
- [27] P. N. Kondekar, K. Nigam, S. Pandey, and D. Sharma, “Electrically Doped Tunnel FET With Bandgap Engineering for Analog/RF Applications,” *IEEE Transactions on Electron Devices*, vol. 64, no. 2, pp. 412–418, 2017.
- [28] D. H. Morris, U. E. Avci, R. Rios, S. Member, and I. A. Young, “Design of Low Voltage Tunneling-FET Conduction Characteristics,”*IEEE Journal on Emerging and Selected Topics in Circuits and Systems*,vol. 4, no. 4, pp. 380–388, 2014.
- [29] G. Singh, S. I. Amin, S. Anand, and R. K. Sarin, “Design of Si_{0.5}Ge_{0.5} based tunnel field effect transistor and its performance evaluation,” *Elsevier, Superlattices Microstruct.*, vol. 92, pp. 143–156, 2016.
- [30] E. D. Kurniawan, S. Yang, and V. Thirunavukkarasu, “Analysis of Ge-Si Heterojunction Nanowire Tunnel FET : Impact of Tunneling Window of Band-to-Band Tunneling Model,”*Journal of the Electrochemical Society*,vol. 164, no. 11, pp. 3354–3358, 2017.
- [31] J.Wan, C.Le Royer,, A.Zaslavsky and S.Cristoloveanu, “Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling,” *Elsevier, Solid-State Electronics*,vol. 65,pp. 226-233,2011.
- [32] V.Nagavarapu,, R.Jhaveri, and J. C.Woo, “The tunnel source (PNPN) n-MOSFET: A novel high performance transistor,”*IEEE Transactions on Electron Devices*, vol.55, no. 4, pp. 1013-1019, 2008.

Figures




Figure 1

Proposed Device Structure




Figure 2

Energy Band Diagram for the proposed device




Figure 3

Electric Filed Variations at the source




Figure 4

Surface Potential of a device




Figure 5

ID-VGS Transfer characteristics curve




Figure 6

Temperature variations in ID-VGS Transfer characteristics curve




Figure 7

Temperature variations in logID-VGS Transfer characteristics curve




Figure 8

Transconductance vs Gate voltage curve




Figure 9

Device efficiency (g_m/IDS) vs Gate Voltage curve




Figure 10

Gate-Drain capacitance curve




Figure 11

Gate-Source capacitance curve




Figure 12

Temperature variations in Gate-Drain capacitance curve




Figure 13

Temperature variations in Gate-Source capacitance curve




Figure 14

Cut-off frequency curve




Figure 15

Gain Bandwidth Product Plot