

A Novel LDMOS with Ultralow Specific on-Resistance and Improved Switching Performance

Lijuan Wu (✉ 413675452@qq.com)

Changsha University of Science & Technology

Haifeng Wu

Changsha University of Science & Technology

Jinsheng Zeng

Changsha University of Science & Technology

Xing Chen

Changsha University of Science & Technology

Shaolian Su

Changsha University of Science & Technology

Research Article

Keywords: Triple-gate (TG), Stepped split gates (SSGs), Specific on-resistance ($R_{on,sp}$), Gate-drain charge (QGD).

Posted Date: May 13th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-499490/v1>

License:  This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Abstract

A stepped split triple-gate SOI LDMOS with P/N strip (P/N SSTG SOI LDMOS) is proposed, which has ultralow specific on-resistance ($R_{on,sp}$) and low switching losses. The proposed device has a triple-gate (TG) and stepped split gates (SSGs). P strip, N-drift and oxide trench are alternately arranged in the Z direction. Meanwhile, the SSGs are located in the oxide trench of the N-drift region and are distributed in steps. Firstly, the TG increases the channel width (W_{ch}) and has the effect of modulating current distribution, resulting in lower $R_{on,sp}$ and higher transconductance (g_m). Secondly, the SSGs serve as the field plate to assist the depletion of the N-drift region, increasing the optimal doping concentration of the N-drift region (N_{d-opt}) and further reducing the $R_{on,sp}$. Moreover, the SSGs also have the effect of modulating the electric field distribution to maintain a high breakdown voltage (BV). Meanwhile, gate-drain charge (Q_{GD}) and switching losses are reduced on account of the introduction of the SSGs. Thirdly, in the off-state, the P strip and SSGs multidimensional assisted depletion of the N-drift region, which greatly increases the N_{d-opt} . The highly doped N-drift region provides a low-resistance path for the current, which also further reduces $R_{on,sp}$. Compared with triple-gate (TG) SOI LDMOS with almost equal breakdown voltage, the $R_{on,sp}$ and Q_{GD} of P/N SSTG SOI LDMOS are reduced by 62% and 63%, respectively.

1. Introduction

Power LDMOS is extensively applied to power integrated circuits because of its advantages of low switching losses, simple driving circuit, and easy integration [1-4]. During these years, high-voltage is one of the main development directions of Power LDMOS, but due to the silicon limitation of Power LDMOS, the development of high power of power LDMOS is limited [5,6]. Therefore, it is necessary to consider a tradeoff between the BV and $R_{on,sp}$. At the same time, low losses are also one of the main development directions of power LDMOS. The static losses are only related to the $R_{on,sp}$, and the switching losses are related to the Q_{GD} [7,8]. At first, the oxide trench is introduced into the drift region to improve the contradictory relationship between $R_{on,sp}$ and BV [9-11]. With the advancement of power device technology, trench gate technology is proposed by combining oxide trench and gate [12]. The trench gate structure has greatly improved the static losses due to the formation of a low-resistance channel. However, the trench gate structure has a relatively large gate area, and the overlap area between the gate and drain is also relatively large, which makes the gate-drain capacitance (C_{GD}) or Q_{GD} larger and the dynamic losses become larger. As the switching frequency continues to increase, the switching losses rise rapidly. In the high-frequency field, dynamic losses account for the main part of the total losses. At this time, it is also particularly important to make a tradeoff between $R_{on,sp}$ and Q_{GD} . The proposed split-gate technology is to improve the contradiction between $R_{on,sp}$ and Q_{GD} [13-17]. The split-gate technology is to connect the second or third gate to the source potential to shield the C_{GD} , which can effectively reduce the C_{GD} , reduce the Q_{GD} and switching losses [18-20].

This paper proposes a P/N SSTG SOI LDMOS, which has low-on-resistance and small switching losses. The SSGs connected to the source potential are located in the oxide trench of the N-drift region and are distributed in steps. P strip, N-drift, and oxide trench are alternately arranged in the Z direction. The SSGs shield part of the overlap area between the gate and drain, so the Q_{GD} and switching losses are significantly reduced. Meanwhile, SSGs are equivalent to field plates that can modulate the electric field and maintain a high BV . Moreover, the TG can modulate the current distribution, and the P strip and SSGs multidimensionally assist in depleting the N-drift region to make the N_{d-opt} relatively high, both of which effectively reduce $R_{on,sp}$. The proposed device achieves low-on-resistance and low switching losses without sacrificing much BV , and optimizes the tradeoff relationship between $R_{on,sp}$ and Q_{GD} .

2. Structure And Work Mechanism

Figure (Fig.) 1 presents the 3-D structure of P/N SSTG SOI LDMOS, which features a TG and SSGs. The TG is composed of two planar gates and a trench gate. The SSGs connected to the source potential are located in the oxide trench in the N-drift region and are distributed in steps. And the proposed device has a super-junction structure. The N-drift region is close to the oxide trench, and the P strip is connected to the N-drift region. Therefore, the P strip, the N-drift, and the oxide trench are arranged alternately in the Z direction. In this paper, the simulator Sentaurus is used to study the physical characteristics of P/N SSTG SOI LDMOS. And in Fig. 1 and Table 1, the coordinate system and key parameters used in the simulation of P/N SSTG SOI LDMOS are given.

Table 1: Key parameters in the simulation

Symbol	Parameter	Value
W_p	Width of the P strip	0.4 μm
W	Width of oxide trench	0.5 μm
W_n	Width of the N-drift region	0.6 μm
L_s	Starting position of the split gate	Optimized
L_d	Length of the drift region	4 μm
T_b	Thickness of the buried oxide layer	1 μm
T_{si}	Thickness of the epitaxial layer	2.5 μm
T_1	Gate oxide thickness of the first SSG	Optimized
T_2	Gate oxide thickness of the second SSG	Optimized
N_d	Doping concentration of the N-drift region	Optimized
N_p	Doping concentration of the P strip	Optimized
N_{sub}	Doping concentration of the P-Substrate	$1 \times 10^{14} \text{cm}^{-3}$

Fig. 2 illustrates the mechanism diagram of P/N SSTG SOI LDMOS. In the on-state, the inversion layer is not only formed under the planar gate but also formed on the sidewall of the trench gate, so the TG expands the W_{ch} to obtain a low channel resistance and improve transconductance, as shown in Fig. 2(a). Fig. 2(b) and Fig. 2(c) show that SSGs act as filed plates and assist in depleting the N-drift region in the off-state. Meanwhile, P strip also assists in depleting the N-drift region in the off-state. Therefore, the multidimensional assisted depletion effect can increase the optimal N_d , which reduces the resistance of the N-drift region. Both help to significantly reduce $R_{\text{on,sp}}$ and static losses, so the N-drift region acquires a large current density in the on-state. In addition, SSGs connected to the source potential are equivalent to field plates, which has the effect of modulating the electric field and obtains high BV .

Fig. 3 shows the mechanism diagram of the P/N SSTG SOI LDMOS along the cutting line CC'. Fig. 3(a) demonstrates that the ionized positive charge of the N-drift region will be shared by the negative charge of the P-well, P strip, and SSGs. Therefore, the SSGs and P strip multidimensionally assist depletion effect on the N-drift region, increasing the optimal N_d and further decreasing the $R_{\text{on,sp}}$. In addition, the SSGs connected to the source potential serve as field plates and have the effect of adjusting the electric field distribution. Fig. 3(b) shows the shielding effect of SSGs. The SSGs act as a shielding layer between the gate and drain, and convert part of the C_{GD} into C_{GS} and C_{DS} , degrading gate-drain overlap and gate-drain charge. Thereby reducing switching losses.

3. Simulation Results And Discussion

Fig. 4 and Fig. 5 show the current density distribution of P/N SSTG SOI LDMOS, conventional (Con.) SOI LDMOS and triple-gate (TG) SOI LDMOS in the on-state. Firstly, comparing Fig. 4(b) and Fig. 4(c), the black dotted rectangle in Fig. 4(a) can clearly see that the current density is relatively large, and the current density is $3775\text{-}7329\text{ A/cm}^2$. This is because the P/N SSTG SOI LDMOS introduces vertical channel and has high $N_{d\text{-opt}}$. Secondly, the introduction of P strip and SSGs can assist in depleting the N-drift region, making the $N_{d\text{-opt}}$ higher. Therefore, from the Fig. 4 (a), we can know that the Y-direction current density range of P/N SSTG SOI LDMOS is $5518\text{-}7329\text{ A/cm}^2$. As shown in Fig. 4(b), the surface current density of Con. SOI LDMOS is 990 A/cm^2 , and the current density at the bottom of the drift region is $355\text{-}538\text{ A/cm}^2$. So, owing to the lack of vertical channel for Con. SOI LDMOS, the current mainly flows along the surface and decreases sharply at the bottom of the drift region. For TG SOI LDMOS, it has vertical channel but no multidimensional assisted depletion effect of P strip and SSGs. Therefore, the total current density of the N-drift region is in the range of $538\text{-}990\text{ A/cm}^2$, which is much smaller than that of the P/N SSTG SOI LDMOS, as shown in Fig. 4 (c). P/N SSTG SOI LDMOS, TG SOI LDMOS and Con. SOI LDMOS have almost the same current density at $Z=0.5\mu\text{m}$ and $Z=0.8\mu\text{m}$, respectively, as shown in Fig. 5. Moreover, the $R_{\text{on,sp}}$ and the $N_{d\text{-opt}}$ of the three devices are respectively marked in Fig. 4(a)-(c).

Fig. 6 shows the transfer characteristics and output characteristics of the three devices. The inset in Fig. 6 (a) is the electron density distribution diagram of Con. SOI LDMOS and SOI LDMOS with TG structure in the on-state. It can be clearly seen that compared with Con. SOI LDMOS, the channel width (W_{ch}) of P/N SSTG SOI LDMOS and TG SOI LDMOS is increased from $1.5\mu\text{m}$ to $2.5\mu\text{m}$. In addition, the multidimensional assistant depletion effect increases the $N_{d\text{-opt}}$ value, expanding the channel width modulates the current distribution. Consequently, P/N SSTG SOI LDMOS has better transfer characteristics than the other two devices. Under the same gate-source voltage (V_{GS}), the drain current of P/N SSTG SOI LDMOS is much larger than that of TG SOI LDMOS and Con. SOI LDMOS. Meanwhile, the g_m of P/N SSTG SOI LDMOS is slightly larger than that of the Con. SOI LDMOS, and has excellent gate control capability. Fig. 6(b) illustrates the output characteristics of the three devices. It is not difficult to see that the output current of P/N SSTG SOI LDMOS is larger than that of the other two devices. The output characteristic at $V_{\text{DS}}=0.5\text{V}$, is shown in the inset figure of Fig. 6(b). The output current of TG SOI LDMOS is higher than that of Con. SOI LDMOS, which owing to the formation of a low resistance channel on the side of the trench gate close to the drift region, and decreases the $R_{\text{on,sp}}$ from $1.37\text{ m}\Omega\cdot\text{cm}^2$ to $0.74\text{ m}\Omega\cdot\text{cm}^2$. And the SSGs and P strip of the P/N SSTG SOI LDMOS help to assist in depletion of the N-drift region, thereby further reducing $R_{\text{on,sp}}$ to only $0.28\text{ m}\Omega\cdot\text{cm}^2$.

Fig. 7 shows the distribution of the surface electric field and the equipotential lines for the three devices in the breakdown state. The insets present the equipotential lines distribution diagrams of the three devices at their $N_{d\text{-opt}}$ in breakdown state. The $N_{d\text{-opt}}$ of P/N SSTG SOI LDMOS is significantly higher than that of the other two devices, which is due to SSGs and P strip can assist the depletion of the N-drift region,

resulting in a significant increase in the charge capacity of the N-drift region. Moreover, it can be clearly seen that the equipotential lines of P/N SSTG SOI LDMOS at SSGs are relatively dense. Meanwhile, the SSGs are equivalent to field plates with a modulating electric field effect, and the electric field distribution of P/N SSTG SOI LDMOS is more uniform, which effectively prevents premature breakdown. For Con. SOI LDMOS and TG SOI LDMOS, the BV is the same. Consequently, P/N SSTG SOI LDMOS acquires the BV of 105V. the BV of TG SOI LDMOS and Con. LDMOS are both 110 V.

Fig. 8 illustrates the trend of BV and $R_{on,sp}$ with N_d for the three devices. Owing to the introduction of p strip and SSGs lead to high N_{d-opt} , and there are multiple conductive channels in the TG, which reduces the $R_{on,sp}$ of P/N SSTG SOI LDMOS by 80 % and 62 % compared with that of Con. SOI LDMOS and TG SOI LDMOS, respectively. Moreover, Super-junction structures are very sensitive to the change of doping concentration and are greatly affected by charge imbalance, which can significantly affect BV . Therefore, the BV of P/N SSTG SOI LDMOS is slightly smaller than that of Con. SOI LDMOS and TG SOI LDMOS. Besides, The $R_{on,sp}$ of P/N SSTG SOI LDMOS is weakly depended on N_d because of the extremely large N_d .

Fig. 9 reveals that the influence of P/N strip concentration on the performance of the proposed device. The N_d represents the doping concentration of the N-drift region, and N_p is the doping concentration of the P strip. Owing to the proposed device contains a super-junction structure, the BV is more sensitive to the concentration. Therefore, the change of the N_d and N_p greatly affects the BV . It can be clearly seen that when N_d is different, the BV and $R_{on,sp}$ of P/N SSTG SOI LDMOS have the optimal values. Each optimized BV and $R_{on,sp}$ in the figure has a suitable N_p . Besides, as N_d increases, the $R_{on,sp}$ becomes smaller. Consequently, when the BV of P/N SSTG SOI LDMOS is 105V and the $R_{on,sp}$ is $0.28\text{m}\Omega\cdot\text{cm}^2$, it has the best performance.

Fig. 10 shows the effects of the BV and $R_{on,sp}$ on N_d as a function of T_1 (or T_2) for the P/N SSTG SOI LDMOS. When $T_1 \ll 0.2\mu\text{m}$, the ability of SSGs to assist the depletion of the N-drift region is weakened, so the N-drift region is not completely depleted and the BV begins to decrease. Meanwhile, when T_1 (or T_2) is very small (e.g. T_1 (or T_2) = $0.1\mu\text{m}$), premature breakdown occurs at the end of SSGs. Therefore, P/N SSTG SOI LDMOS has the best performance when $T_1 = 0.2\mu\text{m}$, as shown in Fig. 10(a). As shown in Fig. 10(b), because SSGs modulate the electric field distribution, the P/N SSTG SOI LDMOS has the largest BV at $T_2 = 0.4\mu\text{m}$. Meanwhile, SSG has little effect on $R_{on,sp}$ at different T_2 in the on-state, because N_d is large enough.

Fig. 11 presents the Q_{GD} of P/N SSTG SOI LDMOS, TG SOI LDMOS, and Con. SOI LDMOS. The right inset shows the charge simulation circuit [19-21]. Owing to the SSGs shield part of the overlap area between the gate and drain, Q_{GD} is reduced [18,19]. Therefore, the Q_{GD} of the P/N SSTG SOI LDMOS is significantly degraded, and the switching rate is increased. The Q_{GD} of TG SOI LDMOS is the maximum because the trench gate is used to maximize the overlap between the gate and drain. The Q_{GD} of the P/N SSTG SOI

LDMOS is reduced by 63% compared with that of TG SOI LDMOS. However, owing to the lack of TG, the Con. SOI LDMOS shows the lowest Q_{GD} , but $R_{on,sp}$ is large enough. Consequently, the FOM2 ($FOM2=R_{on,sp} * Q_{GD}$) of TG SOI LDMOS is the maximum value, which is 7 times that of P/N SSTG SOI LDMOS (as shown in Table 2). This means that TG SOI LDMOS has the largest switching losses.

Table 2: Comparison of FOM of four LDMOSFETs

LDMOSFETs	FOM1 = $BV^2/R_{on,sp}$ (MW·cm ⁻²)	FOM2 = $Q_{GD} * R_{on,sp}$ (nC·mΩ)
Con. SOI LDMOS	8.83	116.5
TG SOI LDMOS	16.4	218.3
P/N ETG SOI LDMOS	40.5	50.65
P/N SSTG SOI LDMOS	39.4	30.8

Fig. 12 compares the dynamic performance of the P/N SSTG SOI LDMOS and TG SOI LDMOS. The inset shows the switching circuit used in the simulation [22,23]. It can be seen from the figure that P/N SSTG SOI LDMOS has a faster turn-off speed. Fig. 13 illustrates the effect of L_s on $R_{on,sp}$, Q_{GD} , and FOM2. The insets show the P/N SSTG SOI LDMOS with different L_s . L_s represents the position where the gate starts to split on the X coordinate. For P/N SSTG SOI LDMOS, with the increase of L_s , $R_{on,sp}$ decreases, and Q_{GD} increases, which is because the area of the electron accumulation layer of the TG increases, while the shielding effect of SSGs decreases. As shown in Fig. 13, P/N SSTG SOI LDMOS achieves the best tradeoff between $R_{on,sp}$ and Q_{GD} when $L_s=1.7\mu\text{m}$, and obtains the lowest FOM2 ($FOM2=R_{on,sp} * Q_{GD}$), so the switching losses are the lowest.

The key feasible fabrication processes of P/N SSTG SOI LDMOS are shown in Fig. 14. (a) Phosphorus ion implantation to form an N-type drift region. (b) Boron ions are implanted to form a P-well, and then etched to determine the region of the oxide trench and perform thermal oxidation. Thermal oxidation is helpful to obtain high-quality interface. (c) The oxide is deposited and Chemical Mechanical Planarization (CMP) is carried out to form an oxide trench. (d) Etching and determining the SSGs region. (e) Polysilicon is deposited. (f) Etching and determining the trench gate. (g) Thermal oxidation forms the gate oxide of the planar gate and the trench gate. (h) Polysilicon is deposited and electrodes are formed. And ion implantation to form N+, P+.

4. Conclusion

A P/N SSTG SOI LDMOS is put forward to ameliorate the static state and switching losses. Without sacrificing much BV , compared with Con. SOI LDMOS and TG SOI LDMOS, the $R_{on,sp}$ of P/N SSTG SOI

LDMOS is reduced by 80% and 62%, respectively, which significantly reduces conduction losses and improves the static losses. At the same time, compared with TG SOI LDMOS, the Q_{GD} of P/N SSTG SOI LDMOS is reduced by 63%, and the switching losses are significantly reduced. So the proposed device achieves an excellent tradeoff between $R_{on,sp}$ and Q_{GD} . Besides, the proposed device is generally applied to medium and low rated voltages, substantially reducing power losses.

Declarations

Acknowledgment

This work was supported by Scientific Research Fund of Hunan Provincial Education Department (No. 19K001). Hunan Provincial Key Laboratory of Flexible Electronic Materials Genome Engineering's Open Fund Project-2020(No. 202016).

Availability of Data and Materials:

Data are presented in the manuscript.

Funding:

The work has received financial support from Scientific Research Fund of Hunan Provincial Education Department, China.

Author information

Affiliation:

The School of Physics & Electronic Science, Changsha University of Science & Technology, Changsha, China

Lijuan Wu, Haifeng Wu, Jinsheng Zeng, Xing Chen, Shaolian Su

Contributions:

All the works (Methodology, Writing Original Draft, Software, Validation and Investigation, Formal analysis, Resources, Data Curation, Writing Review and Editing) in this paper have done together by Lijuan Wu, Haifeng Wu, Jinsheng Zeng, Xing Chen and Shaolian Su.

Corresponding author:

Correspondence to Lijuan Wu (413675452@qq.com)

Ethics Approval and Consent to Participate:

We have no ethical conflict. All authors give their consent to participate in this manuscript.

Consent for Publication:

Consent was obtained from all the authors for the publication of this manuscript.

Conflicts of Interest/Competing Interests:

The authors declare that there is no conflict of interest reported in this paper.

Research Involving Human Participants and/or Animals:

Not applicable.

Informed Consent:

Not applicable.

References

1. Naka.gawa A (1991) Impact of dielectric isolation technology on power ICs. Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs pp 16-21. <https://doi.org/10.1109/ISPSD.1991.146056>.
2. R. S. Saxena and M. J. Kumar (2012) Polysilicon spacer gate technique to reduce gate charge of a trench power MOSFET. IEEE Trans. Electron Devices 59(3):738-744. <https://doi.org/10.1109/TED.2011.2176946>.
3. R. J. E. Huetting, E. A. Hijzen, A. Heringa, A. W. Ludikhuizen, and M. A. A. Zandt (2004) Gate-drain charge analysis for switching in power trench MOSFETs. IEEE Trans. Electron Devices 51(8):1323-1330. <https://doi.org/10.1109/TED.2004.832096>.
4. T. Nitta, S. Yanagi, T. Miyajima, K. Furuya, Y. Otsu, H. Onoda, and K. Hatasako (2006) Wide voltage power device implementation in 0.25 μm SOI BiC-DMOS. 2006 IEEE International Symposium on Power Semiconductor Devices and IC's pp 1-4. <https://doi.org/10.1109/ISPSD.2006.1666141>.
5. B. J. Baliga (1989) Power semiconductor device figure of merit for high-frequency applications. IEEE Electron Device Lett. 10(10):455-457. <https://doi.org/10.1109/55.43098>.
6. J. Fan, Y. Zou, H. Wang and X. Zhao (2015) A novel structure of SOI lateral MOSFET with vertical field plate. 2015 International Conference on Optoelectronics and Microelectronics (ICOM) pp 360-364. <https://doi.org/10.1109/ICoOM.2015.7398843>.
7. Y. Wang, Y. F. Wang, Y. J. Liu, Y. Wang (2017) Split Gate SOI Trench LDMOS with Low-Resistance Channel. Superlattices & Microstructures 102:399-406. <https://doi.org/10.1016/j.spmi.2017.01.001>.
8. Y. Singh and M. Punetha (2012) High performance SOI lateral trench dual gate power MOSFET. 2012 International Conference on Communications, Devices and Intelligent Systems (CODIS) pp 137-140. <https://doi.org/10.1109/CODIS.2012.6422155>.

9. Y. Dong, S. Hu, J. Lei, Y. Huang, Q. Yuan, Y. Jiang, J. Guo, K. Cheng, Z. Lin, X. Zhou, F. Tang (2017) An ultra-low specific on-resistance double-gate trench SOI LDMOS with P/N pillars. *Superlattices and Microstructures* 112:269-278. <https://doi.org/10.1016/j.spmi.2017.09.033>.
10. N. Fujishima, A. Sugi, S. Kajiwara, K. Matsubara, Y. Nagayasu and C. A. T. Salama (2002) A high-density low on-resistance trench lateral power MOSFET with a trench bottom source contact. *IEEE Transactions on Electron Devices* 49(8):1462-1468. <https://doi.org/10.1109/TED.2002.801434>.
11. J. Park et al. (2015) A proposal of LDMOS using Deep Trench poly field plate. 2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD) pp 149-152. <https://doi.org/10.1109/ISPSD.2015.7123411>
12. K. R. Varadarajan, T. P. Chow, J. Wang, R. Liu and F. Gonzalez (2007) 250V Integrable Silicon Lateral Trench Power MOSFETs with Superior Specific On-Resistance. *Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's* pp 233-236. <https://doi.org/10.1109/ISPSD.2007.4294975>.
13. P. Goarin, G. E. J. Koops, R. van Dalen, C. Le Cam, and J. Saby (2007) Split-gate Resurf stepped oxide (RSO) MOSFETs for 25V applications with record low gate-to-drain charge. *Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's* pp 61-64. <https://doi.org/10.1109/ISPSD.2007.4294932>.
14. Y. Wang, C. Yu, M. Li, F. Cao and Y. Liu (2017) High performance split-gate-enhanced UMOSFET with dual channels. *IEEE Trans. Electron Devices* 64(4):1455-1460. <https://doi.org/10.1109/TED.2017.2665589>.
15. J. Fang, Y. Wang, Y. Hao, J. Liu and L. Sun (2017) Hardening of Split-Gate Power UMOSFET Against High-Power Microwave Radiation. *IEEE Electron Device Letters* 38(8):1067-1070. <https://doi.org/10.1109/LED.2017.2718538>.
16. Q. Jiang, M. Wang, and X. Chen (2010) A high-speed deep-trench MOSFET with a self-biased split gate. *IEEE Trans. Electron Devices* 57(8):1972-1977. <https://doi.org/10.1109/TED.2010.2051247>.
17. C. F. Tong, P. A. Mawby, J. A. Covington, and A. Pérez Tomás (2008) Investigation on split-gate RSO MOSFET for 30V breakdown. 9th International Seminar on Power Semiconductors (ISPS 2008) pp 121-125. <https://doi.org/10.1049/ic:20080224>.
18. X. Luo, D. Ma, Q. Tan, J. Wei, J. Wu, K. Zhou, T. Sun, Q. Liu, B. Zhang, Z. Li (2016) A Split Gate Power FINFET With Improved ON-Resistance and Switching Performance. *IEEE Electron Device Lett.* 37(9):1185-1188. <https://doi.org/10.1109/LED.2016.2591780>.
19. Y. Wei, X. R. Luo, W. Ge, Z. Zhao, Z. Ma and J. Wei (2019) A Split Triple-Gate Power LDMOS With Improved Static-State and Switching Performance. *IEEE Transactions on Electron Devices* 66(6):2669-2674. <https://doi.org/10.1109/TED.2019.2910126>.
20. Lijuan Wu, Ye Huang, Yiqing Wu, Lin Zhu, Bing Lei (2019) Investigation of the stepped split protection gate L-Trench SOI LDMOS with ultra-low specific on-resistance by simulation. *Materials Science in Semiconductor Processing* 101:272-278. <https://doi.org/10.1016/j.mssp.2019.05.035>.

21. N. Yuan, L. Wu, H. Yang, Y. Song, L. Hu, B. Lei, Y. Zhang (2018) Double trenches LDMOS with trapezoidal gate. *Micro & Nano Letters* 13(5):695-698. <https://doi.org/10.1049/mnl.2017.0532>.
22. J. Wei, X. Luo, D. Ma, J. Wu, Z. Li and B. Zhang (2016) Accumulation mode triple gate SOI LDMOS with ultralow on-resistance and enhanced transconductance. 2016 28th International Symposium on Power Semiconductor Devices and ICs pp 171-174. <https://doi.org/10.1109/ISPSD.2016.7520805>.
23. Z. Cao and L. Jiao (2020) Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *IEEE Journal of the Electron Devices Society* 8:890-896. <https://doi.org/10.1109/JEDS.2020.3011929>.

Figures




Figure 1

Three dimensions structure of the P/N SSTG SOI LDMOS.




Figure 2

Mechanism diagram of P/N SSTG SOI LDMOS. (a) Distribution of electrons at the channel in the on-state: along the cut line AA'. SSGs have assistant depletion effect in the off-state (b) along the cut line BB' and (c) along the cut line DD'.




Figure 3

Mechanism diagram of P/N SSTG SOI LDMOS along the cut line CC'. (a) Assistant depletion effect in the off-state. (b) Shielding effect of the SSGs.




Figure 4

Current density distributions along the cut line EE'. (a) P/N SSTG SOI LDMOS. (b) Con. SOI LDMOS. (c) TG SOI LDMOS.




Figure 5

Current density distributions in the Y-direction. (X=3μm).





Figure 6

Transfer characteristics and output characteristics for three devices. (a) Transfer characteristics. (b) Output characteristics.




Figure 7

Equipotential lines distribution and surface electric field distribution ($Y=0.01 \mu\text{m}$, $Z=0.6 \mu\text{m}$) for the three devices in breakdown state.




Figure 8

Trend of BV and $R_{on,sp}$ with N_d for the three devices.




Figure 9

Effect of P/N strip concentration on performance.





Figure 10

Effect of T_1 and T_2 on BV and $R_{on,sp}$. (a) Effect of T_1 on BV and $R_{on,sp}$. (b) Effect of T_2 on BV and $R_{on,sp}$.




Figure 11

Comparison of the QGD of the P/N SSTG SOI LDMOS, TG SOI LDMOS and Con. SOI LDMOS.




Figure 12

Switching waves of the P/N SSTG SOI LDMOS and TG SOI LDMOS at the same $V_{DD}=20V$.




Figure 13

Effect of L_s on the $R_{\text{on,sp}}$, Q_{GD} , FOM2 and BV.




Figure 14

Fabrication process of the proposed P/N SSTG SOI LDMOS.