Diode physical-limit-bandwidth efficient rectification

Babita Gyawali (✉ gyawali.babita.431@s.kyushu-u.ac.jp)

Kyushu University

Samundra Thapa

Kyushu University

Adel Barakat

Kyushu University

Kuniaki Yoshitomi

Kyushu University

Ramesh Pokharel

Kyushu University

Article

Keywords: voltage doubler circuit, diode physical-limit-bandwidth, rectification bandwidth

Posted Date: May 24th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-557000/v1>

License: This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Abstract

Generally, a conventional voltage doubler circuit possesses a large variation of its input impedance over the bandwidth, which results in limited bandwidth and low RF-dc conversion efficiency. A basic aspect for designing wideband voltage doubler rectifiers is the use of complex matching circuits to achieve decade and octave impedance and RF-dc conversion efficiency bandwidths. Still, the reported techniques till now have been accompanied by a large fluctuation of the RF-dc conversion efficiency over the operating bandwidth. In this paper, we propose a novel rectification circuit with minimal inter-stage matching that consists of a single short-circuit stub and a virtual battery, which contributes negligible losses and overcomes these existing problems. Consequently, the proposed rectifier circuit achieves a diode physical-limit-bandwidth efficient rectification. In other words, the rectification bandwidth, as well as the peak efficiency, are controlled by the length of the stub and the physical limitation of the diodes.

Introduction

In the wireless power transfer (WPT) and wireless energy harvesting (EH) applications, rectifier always has been an important unit where radio frequency (RF) power must be converted to the direct current (dc) power for powering low power devices like wireless sensor networks, pacemakers, biomedical implants, etc.^{1–6}. A rectifier with high efficiency is crucial in these fields because the RF-dc conversion efficiency of rectification circuits determines such a system's overall efficiency. However, high conversion efficiency rectification circuit is achievable only after perfect impedance matching^{7,8} with the source impedance. Furthermore, diode-based rectification circuits pop up with a vast variation in input impedance resulting in problematic for proper impedance matching. Therefore, this inappropriate impedance matching has always been accountable to a low efficient rectification circuit.

In the last few decades, high conversion efficiency single-band and dual-band rectifiers for both low power and high power have been investigated and reported^{9–17}. Simultaneously, WPT and EH fields are evolved targeting system architectures with multiple frequencies multi-transmitter and receiver. In such topologies, the populous employment of narrowband rectifiers results in complex and bulky system architecture. Multiband rectifier structures like triple-band, quad-band, six-band have been reported^{18–22} to confront such systems, but they can only handle few specific frequency bands. On the other hand, wideband rectifier circuits can handle a wide range of RF frequencies for DC power conversion. Subsequently, researchers are digging out different topologies to design higher efficiency ultra-wideband rectification circuits.

Recently, several novel techniques to design very low to high power high-efficiency wideband rectifiers for WPT and EH applications have been investigated^{23–37}. To cope with the large input impedance variation the design techniques like RF differential two-stage rectifier design^{23,32}, complex transmission line broadband matching^{24, 26–31,33, 35–37}, etc., were employed. However, all these works were not only complicated but also came up with complex calculations. In all these works, the wideband power

Loading [MathJax]/jax/output/CommonHTML/jax.js but the frequency range and possesses low impedance

bandwidth (IBW) and efficiency bandwidth (EBW). Authors claimed simple wideband rectifier designs had been reported^{23–28}, but the conversion efficiency in these designs is very low, and the efficiency is fluctuating in the frequency range. Besides, flat efficiency wideband rectifiers have been reported^{32,33}, but the EBW is much lower. Wideband rectifiers with high IBW and EBW have been reported^{29,31,35,36}; however, their circuit size is larger than that of other state-of-the-art. So, wideband rectifiers with high IBW, high EBW, and compact size are complicated to achieve simultaneously. The problem for all these is the difficulty of utilizing the maximum available bandwidth matching for the ultra-wideband rectification.

This paper presents a novel rectification circuit that can utilize the maximum available bandwidth of a conventional voltage doubler circuit for ultrawideband rectification. The proposed novel rectification circuit is realized with a minimal inter-stage matching by a single short-circuit stub and a virtual dc battery. This inter-stage matching self-matches the input impedance of the proposed rectifier circuit to nearly 50 ohms throughout the operating bandwidth. Thus, it eliminates the need for any external matching circuit, which results in extreme circuit miniaturization. Furthermore, maximum efficiency and rectification bandwidth are dependent on the stub length and the diode's physical limitation. The measurement results show maximum flat conversion efficiency over the entire ultra-wideband operating frequency band, which verifies that the proposed rectification circuit achieved a diode physical-limit-bandwidth.

Results

Theory of the proposed diode physical-limit-bandwidth efficient rectification. The conventional voltage doubler rectifier circuit^{7,13,16,21,22,25,26} is shown in Fig. 1(a). The basic components used in this circuit are two Schottky diodes (D_1 and D_2), one series pump capacitor (C_1), and one shunt filter capacitor (C_2), which is in parallel with the load. The functions of the pump capacitor and shunt filter capacitors are to double the peak output dc voltage and to smooth the output dc voltage by bypassing the higher-order harmonics present in the rectifier output, respectively. Figure 1(b) shows the input impedance graph of three cases: unmatched condition, conventional matching, and target matching. The maximum available bandwidth from this voltage doubler circuit is very wide from approximately 0.01 to 5.8 GHz (up to diode operating frequency 5.8 GHz), but the circuit's input impedance seems drastically varying over the operating frequency band of the rectifier. It is expected to have flat 50 Ω real impedance and flat 0 Ω imaginary impedance over the desired frequency band and by the aid of matching narrow-band single- and/or dual-band rectifier circuit can be easily realized as shown with the conventional matching plot in Fig. 1(b). A basic requirement for wideband rectification is a lossless varying impedance matching circuit over a wideband frequency range. Indeed, this lossless variable impedance matching circuit is tough to be realized in real-time. Consequently, the wideband range of this conventional doubler circuit is limited by the designed matching circuit. Therefore, there is a tradeoff in the power conversion efficiency (PCE) of the rectifier for wideband rectifier design with the wide-band operating frequency^{23–37}. Alternatively, we propose a novel concept for achieving efficient wideband rectification without using any external

matching paragraphs.

In the conventional voltage doubler circuit in Fig. 1(a), there is not much room to play with the input impedance except the shunt capacitor C_2 and the load impedance (R_L). Instead of direct grounding of diode D_2 in a conventional voltage doubler circuit, a virtual dc battery was employed to investigate the input impedance of the circuit, as shown in Fig. 1(c). The input impedance of the voltage doubler circuit with virtual dc battery is shown in Fig. 1(d), which illustrates that the input impedance can be changed significantly when adjusting the dc voltage of the virtual battery. We explain this behavior by analyzing the circuit at steady state condition. At the steady state, D_1 and D_2 are always in reverse and forward bias condition, respectively. Then, D_1 can be represented by its effective junction resistance ($R_j(I_b)$) and capacitance ($C_j(V_{ba})$), which are calculated by (1) and (2), respectively.

$$R_j(I_b) = \frac{8.33 \times 10^{-5} \times N \times T}{I_b + I_s} \quad (1)$$

$$C_j(V_{ba}) = C_{j0} \left(1 - \frac{V_{ba}}{V_0}\right)^{-M} \quad (2)$$

where I_b is external bias current in μA , I_s is saturation current in μA , N is identity factor, T is the temperature in $^{\circ}K$ and V_{ba} is the dc voltage across the junction, C_{j0} is the junction capacitance value when $V_{ba} = 0$, M is the junction potential gradient, and V_0 is junction potential. The introduction of the virtual battery, V_b , reduces V_{ba} leading to an increased capacitance $C_j(V_{ba})$. Also, I_b increases leading to reduced $R_j(I_b)$. These two phenomena explain the reasons behind the changes in input impedance when virtual dc battery exists.

This shows that we can achieve some self-matching of voltage doubler circuit by using virtual dc battery for reverse biasing on shunt diode D_1 instead of direct grounding. In the actual application, there is no point in using a battery to design a rectifier circuit. Therefore, we propose an alternative way to generate a dc voltage supply to shunt diode D_2 to achieve this advantage of a virtual dc battery for impedance matching on the conventional voltage doubler circuit for wideband rectifier designs.

Proposed rectifier and virtual battery realization. A rectifier cannot have an actual dc source or battery. So, instead, we can implement a virtual battery. This virtual battery can be formed by a secondary voltage doubler (consisting of capacitors C_3 and C_4 , diode D_3 and D_4) that share the same RF input signal as shown in Fig. 2(a). The final layout mask of the proposed rectifier circuit is shown in Fig. 2(b). When the overall circuit impedance of the proposed rectifier circuit is observed with both schematic and electromagnetic (EM) simulations, it was found that this virtual dc voltage realization by additional stage of voltage doubler circuit pulls down the real part of circuit input impedance to almost 50Ω and pulls up the imaginary part of circuit input impedance to nearly 0Ω as presented in Fig. 2(c) and Fig. 2(d). This is because the input impedance is the function of two parallel voltage doubler circuits, and the total impedance becomes halved.

As shown in Fig. 2(a) and 2(b), a short stub transmission line (TL) is used to terminate the capacitor C_4 instead of direct grounding. At low frequencies, this stub transmission line acts like a grounded inductor. But we designed this transmission line length such that it has a self-resonance around 7 GHz. Hence, at the bandwidth of interest two targeted design issues are achieved within the physical-limit bandwidth, which are (i) The real part of impedance is flattened to 50Ω . (ii) The imaginary part of impedance is pulled to zero. When varying the stub length, the effect of this resonance on the real and imaginary parts of circuit is as shown in Fig. 2(c) and Fig. 2(d), respectively. When

the input impedance was observed at $TL = 5$ mm, although this stub length provides almost perfect $50\ \Omega$ input impedance but the impedance bandwidth is only up to 2.9 GHz. We can further decrease the length of this stub to achieve an ultra-wideband response. With the stub length, $TL = 2$ mm, larger bandwidth up to 4.3 GHz is achievable but both the real and imaginary part input impedance deviates much from $50\ \Omega$ matching impedance. When the stub length is minimal, we can get extra wideband as compared to the long stub length but at the same time, we need to compromise with impedance matching. So, to obtain maximum flat efficiency in the entire desired wideband from this proposed rectifier, a precise selection of the short stub is necessary. Therefore, the stub length of $TL = 3.5$ mm was selected after the optimization, which possesses both non-fluctuating $50\ \Omega$ input impedance and larger bandwidth with minimal effect on the conversion efficiency and the output voltage.

Here we discuss about the stub to illustrate its function. The voltage waveforms at different positions of the proposed voltage doubler circuit while varying the stub length at 0.5 GHz and 3 GHz are shown in Fig. 2(e), and Fig. 2(f), respectively. At a stub length $TL = 2$ mm, perfect dc voltage appears at point V_b when the frequency is 0.5 GHz. But when the frequency is 3 GHz, V_b fluctuates and the rectifier starts to show more ac response at this point. Similar effect appears for other stub-lengths. However, the longer the stub length, the more V_b fluctuations amplitude. Even, at 3 GHz, a negative V_b value start appearing when the stub length is 5 mm. Therefore, the stub length (TL) selection should be made comprehensively to achieve dc output voltage at both lower and higher frequencies. Thus, in our proposed wideband rectifier design, we have selected 3.5 mm length for the stub to achieve the best matching as well as best dc voltage over the operating ultrawideband frequency.

Fabrication and measurement results. A sample of the proposed diode physical-limit bandwidth rectifier was fabricated using Rogers3003™ substrate. Figure 3 shows the fabricated sample photograph and measurement setup of the proposed diode physical-limit bandwidth rectifier circuit. Then, the performance of the rectifier was verified by measuring the input reflection coefficient and the efficiency calculated from the measured output DC voltage. Measurement data were taken for a wide range of frequency, input power, and load to obtain sufficient demonstration.

The reflection coefficient ($|S_{11}|$) of the fabricated rectifier was observed using the PNA Network Analyzer. Figure 4(a) shows the simulation and the measurement result of the input reflection coefficient of the fabricated rectifier at different input power levels at optimal efficiency loads. Although there is a slight change in the reflection coefficient bandwidth, the measurement result well captures the tendency of the input reflection coefficient of simulation. This change in the reflection coefficient is most possibly due to the package parasitic capacitance effect, which was not considered during simulations. From the measured reflection coefficient, it is seen that the rectifier circuit provides a reflection coefficient of less than -10 dB over the frequency range from 0.06 GHz to 3.32 GHz, which corresponds to a calculated IBW of 192.9%. Moreover, this IBW is valid for wide range of input power level from 10 dBm to 27 dBm.

Figure 4(b) shows the simulated and measured output voltage of the fabricated rectifier. In Fig. 4(c) and voltage waveforms are shown for four different input powers

(Pin = 5 dBm, 10 dBm, 15 dBm, and 18 dBm). The measurement maximum input power was limited by the used Tektronix digital phosphor oscilloscope (Part #DPO 70404C) measurement limit. The oscilloscope measured voltage is recorded as the voltage drop within oscilloscope internal resistance 50 Ω as shown in the measurement setup show in Fig. 3(b). Then, output voltage plotted in Fig. 4(d) was calculated as,

$$V_{out} = \left(\frac{R_L}{50} + 1 \right) \times V_{oscilloscope} \quad (3)$$

The measured output voltage at the instant Pin = 15 dBm at 1 GHz input power is almost exact and the oscilloscope measured output dc voltage is almost flat as can be interpreted from Fig. 4(d).

The conversion efficiency is the ratio of output DC power delivered to the load impedance R_L to the power delivered by the source at the input of the rectifier circuit, which is represented by,

$$\eta = \frac{P_{out}}{P_{in}} \times 100\% = \frac{V_{DC}^2}{R_L P_{in}} \times 100\%. \quad (4)$$

The rectifier conversion efficiency is computed and plotted in Fig. 5 in various conditions. The simulated maximum conversion efficiency obtained is 78.867% at 21 dBm input power with a load impedance of 1 K Ω at 1.5 GHz frequency whereas the measured maximum conversion efficiency obtained is 77.3% at 23 dBm input power with a load impedance of 1.3 K Ω at 0.9 GHz frequency. The conversion efficiency over the operating frequency bandwidth with different input power levels at optimal efficiency loads is shown in Fig. 5(b). The efficiency remains above 50% throughout the entire IBW from 0.06 to 3.32 GHz at input power levels from 10 dBm to 27dBm. For the input power of 20 dBm to 23 dBm, the conversion efficiency remains above 70% at the frequency range 0.06 to 1.82 GHz. The calculated efficiency bandwidth (EBW) is 187.23% (maintaining conversion efficiency > 70%) whereas 192.9% (maintaining conversion efficiency > 50%), which is the highest ever recorded than other reported wideband rectifiers²³⁻³⁷. Moreover, the efficiency over the entire operating bandwidth has negligible fluctuations.

The simulated and measured conversion efficiencies at different loads with optimal efficiency input power over the operating frequency bandwidth is presented in Fig. 5(c), whereas over the varying load at different input power levels at optimal efficiency frequency is presented in Fig. 5(d). From these graphs, it can be interpreted that the proposed rectifier supports a wide range of loads while maintaining a maximum flat efficiency.

A performance comparison of our proposed diode physical-limit bandwidth rectifier with other reported wideband rectifiers is summarized in Table I. It can be interpreted that the proposed diode physical-limit rectifier bandwidth has the highest ever achieved IBW of 192.9%, the highest ever achieved EBW of 192.9%, and the minimal circuit size while maintaining the flat rectification efficiency of above 50% from

0.06 to 3.32 GHz for input power levels from 10 dBm to 27 dBm, and above 70% from 0.06 GHz to 1.82 GHz for input power levels from 20 dBm to 23 dBm. Moreover, this proposed diode physical-limit bandwidth rectifier presents a peak rectification efficiency of 77.3% at the input power level of 23 dBm, load impedance of 1.3 K Ω and frequency of 0.9 GHz.

Conclusion

In this paper, we presented a diode physical-limit-bandwidth efficient rectification circuit. This novel rectification circuit was achieved with minimal inter-stage matching consists of a single short-circuit stub and a virtual battery, which contributes negligible losses. Such a circuit eliminated the need for complex matching elements to realize octave or decade impedance in conventional voltage doubler circuits. Rectification bandwidth and maximum flat conversion efficiency can be controlled by the length of interstage stub and the physical limitations of the used diodes. This proposed rectification circuit was fabricated and measured for verification. Measurement results of this novel rectification circuit were in good agreement with the simulation results. Finally, the presented results showed that this proposed novel rectification circuit achieved maximum flat efficiency over the entire ultra-wide rectification bandwidth from 0.06 GHz to 3.32 GHz and outperforms other reported state-of-arts. Therefore, this ultra-wideband rectification circuit can be considered as the best candidate for compact size high-efficiency wideband wireless EH and WPT system applications.

Methods

Circuit and Electromagnetic Simulations. We used Keysight Advanced Design System software (ADS version #2014.01) for simulation and optimization of rectifier circuit layout dimensions, and ANSYS High-Frequency Structure Simulator (HFSS version #2018.01) for electromagnetic simulations of the final layout.

Fabrication of Samples. We fabricated the prototype using the MITS FP-21T Precision milling machine.

Materials. We have used Rogers RO3003 (dielectric constant = 3, height = 0.762 mm, and copper thickness = 17 μm) during both simulations and the prototype's preparation. Lumped capacitors used were high-quality factor GJM series capacitors from Murata electronics. Schottky Avago HSMS-2862-TR1 diode model³⁸ ($B_v = 7.0\text{ V}$, $V_{th} = (0.25 - 0.35)\text{V}$, $R_s = 5\ \Omega$, $C_{j0} = 0.18\text{ pF}$, $I_s = 5 \times 10^{-8}\text{ A}$, $M = 0.5$, $N = 1.08$) have been used as the rectifying diode to get the maximum rectification efficiency in wideband operating frequency. The reason to choose this diode is that it possesses low threshold voltage (V_{th}), low non-linear resistance (R_s), and high breakdown voltage (B_v) to achieve maximum efficiency in the ultrawide operating bandwidth for WPT applications.

Measurement Setup: for reflection coefficient. The measurement setup to measure reflection coefficient of the fabricated rectifier circuit consists of Keysight PNA series vector network analyzer (Part #N5222A), radiofrequency cables, resistors, and breadboard. Signal of different power and frequencies were subjected from PNA through a coaxial cable to the rectifier prototype and the reflection coefficient was recorded for different resistive loads condition. The measured reflection coefficient result for optimal efficiency load resistance is shown in Fig. 4(a) for different input power levels.

Loading [MathJax]/jax/output/CommonHTML/jax.js

Measurement Setup: for efficiency calculation. The measurement setup to compute the rectification efficiency of the proposed rectifier consists of mainly an Anritsu vector signal generator (Part #MG3710A), radiofrequency cables, digital multimeter, resistors, and breadboard. The RF power supply for the rectifier is provided from a vector signal generator through a coaxial cable. The dc output voltage is measured using a digital multimeter. The input power level was first set at -20 dBm and with the increasing steps of 1 dBm upto 30 dBm output voltage was recorded. Moreover, different input powers with different frequencies were delivered from signal generator to the rectifier circuit for different loads and output voltage was measured. Later, rectification efficiency was computed from this measured voltage under various conditions.

Measurement Setup: for input-output voltage waveform. A schematic of the measurement setup to measure the input and output voltage waveform consists of an Anritsu vector signal generator (Part #MG3710A), Tektronix digital phosphor oscilloscope (Part #DPO 70404C), radiofrequency cables, resistors, and breadboard. Input and output voltage were recorded from oscilloscope.

Declarations

Acknowledgments

This work was supported in part by JSPS KAKENHI Grant Number: 21K04178 and in part by the Foundation for Technology Promotion for Electronic Circuit Board. This work was also supported through the activities of VDEC, The University of Tokyo, in collaboration with Keysight Technologies Japan, Ltd.

Author Contributions

B.G., S.K.T., A.B., and R.K.P. proposed the idea. B.G. and S.K.T. performed the simulations and measurements. B.G., S.K.T., A.B., and K.Y. were involved in the measurement setup and the preparation of samples. B.G. and S.K.T. wrote the manuscript and reviewed by A.B. and R.K.P. All authors participated in the discussion and provided feedback.

Additional Information

Competing Financial Interests: There is no competing financial interest. Patents are intended to be filed on the technology reported in the paper.

References

1. Petritz, A. et al. Imperceptible Energy Harvesting Device and Biomedical Sensor based on Ultraflexible Ferroelectric Transducers and Organic Diodes. *Nat Commun* **12**, 2399 (2021).
2. Pokharel, R. K., Barakat, A., Alshhawy, S., Yoshitomi, K. & Sarris, C. Wireless power transfer system rigid to tissue characteristics using metamaterial inspired geometry for biomedical implant applications. *Sci Rep* **11**, 5868 (2021).

3. Hekal, S. et al. A Novel Technique for Compact Size Wireless Power Transfer Applications Using Defected Ground Structures. *IEEE Trans. Microwave Theory Techn.* **65**, 591–599 (2017).
4. Sharma, R. et al. Electrically connected spin-torque oscillators array for 2.4 GHz WiFi band transmission and energy harvesting. *Nat Commun* **12**, 2924 (2021).
5. Assawaworrarit, S. & Fan, S. Robust and efficient wireless power transfer using a switch-mode implementation of a nonlinear parity–time symmetric circuit. *Nat Electron* **3**, 273–279 (2020).
6. Barakat, A., Yoshitomi, K. & Pokharel, R. K. Design Approach for Efficient Wireless Power Transfer Systems During Lateral Misalignment. *IEEE Trans. Microwave Theory Techn.* **66**, 4170–4177 (2018).
7. Visser, H. J. & Vullers, R. J. M. RF Energy Harvesting and Transport for Wireless Sensor Network Applications: Principles and Requirements. *Proc. IEEE* **101**, 1410–1423 (2013).
8. Hameed, Z. & Moez, K. Design of impedance matching circuits for RF energy harvesting systems. *Microelectronics Journal* **62**, 49–56 (2017).
9. Wang, C., Shinohara, N. & Mitani, T. Study on 5.8-GHz Single-Stage Charge Pump Rectifier for Internal Wireless System of Satellite. *IEEE Trans. Microwave Theory Techn.* **65**, 1058–1065 (2017).
10. Ngo, T., Huang, A.-D. & Guo, Y.-X. Analysis and Design of a Reconfigurable Rectifier Circuit for Wireless Power Transfer. *IEEE Trans. Ind. Electron.* **66**, 7089–7098 (2019).
11. Huang, Y., Shinohara, N. & Mitani, T. A Constant Efficiency of Rectifying Circuit in an Extremely Wide Load Range. *IEEE Trans. Microwave Theory Techn.* **62**, 986–993 (2014).
12. Muhammad, S. et al. Compact Rectifier Circuit Design for Harvesting GSM/900 Ambient Energy. *Electronics* **9**, 1614 (2020).
13. Lin, Q. W. & Zhang, X. Y. Differential Rectifier Using Resistance Compression Network for Improving Efficiency Over Extended Input Power Range. *IEEE Trans. Microwave Theory Techn.* **64**, 2943–2954 (2016).
14. Assimonis, S. D., Fusco, V., Georgiadis, A. & Samaras, T. Efficient and Sensitive Electrically Small Rectenna for Ultra-Low Power RF Energy Harvesting. *Sci Rep* **8**, 15038 (2018).
15. **14**, 892–897 (2020).
16. Shariati, N., Rowe, W. S. T., Scott, J. R. & Ghorbani, K. Multi-Service Highly Sensitive Rectifier for Enhanced RF Energy Scavenging. *Sci Rep* **5**, 9655 (2015).
17. Liu, J., Huang, M. & Du, Z. Design of Compact Dual-Band RF Rectifiers for Wireless Power Transfer and Energy Harvesting. *IEEE Access* **8**, 184901–184908 (2020).
18. Tafekirt, H., Pelegri-Sebastia, J., Bouajaj, A. & Reda, B. M. A Sensitive Triple-Band Rectifier for Energy Harvesting Applications. *IEEE Access* **8**, 73659–73664 (2020).
19. Song, C. et al. Novel Compact and Broadband Frequency-Selectable Rectennas for a Wide Input-Power and Load Impedance Range. *IEEE Trans. Antennas Propagat.* **66**, 3306–3316 (2018).
20. Lu, J.-J., Yang, X.-X., Mei, H. & Tan, C. A Four-Band Rectifier With Adaptive Power for Electromagnetic Energy Harvesting. *IEEE Microw. Wireless Compon. Lett.* **26**, 819–821 (2016).

21. Kuhn, V., Lahuec, C., Seguin, F. & Person, C. A Multi-Band Stacked RF Energy Harvester With RF-to-DC Efficiency Up to 84%. *IEEE Trans. Microwave Theory Techn.* **63**, 1768–1778 (2015).
22. Song, C. et al. A Novel Six-Band Dual CP Rectenna Using Improved Impedance Matching Technique for Ambient RF Energy Harvesting. *IEEE Trans. Antennas Propagat.* **64**, 3160–3171 (2016).
23. Mansour, M. M., Polozec, X. L. & Kanaya, H. Compact and Wide-band Efficiency Improved RF Differential Rectifier for Wireless Energy Harvesting. in 2018 IEEE/MTT-S International Microwave Symposium - IMS 972–975 (IEEE, 2018).
24. Li, L.-F., Yang, X. & Liu, E.-J. A Broadband High-Efficiency Rectifier based on Two-Level Impedance Match Network. *PIER Letters* **72**, 91–97 (2018).
25. Mansour, M. M. & Kanaya, H. Compact and Broadband RF Rectifier With 1.5 Octave Bandwidth Based on a Simple Pair of L-Section Matching Network. *IEEE Microw. Wireless Compon. Lett.* **28**, 335–337 (2018).
26. Nie, M.-J., Yang, X.-X. & Lu, J.-J. A Broadband Rectifying Circuit with High Efficiency for Microwave Power Transmission. *PIER Letters* **52**, 135–139 (2015).
27. Nie, M.-J., Yang, X.-X., Tan, G.-N. & Han, B. A Compact 2.45-GHz Broadband Rectenna Using Grounded Coplanar Waveguide. *Antennas Wirel. Propag. Lett.* **14**, 986–989 (2015).
28. Wang, D., Nghiem, X. A. & Negra, R. Design of a 57 % bandwidth microwave rectifier for powering application. in 2014 IEEE Wireless Power Transfer Conference 68–71 (IEEE, 2014).
29. Park, H. S. & Hong, S. K. Broadband RF-to-DC Rectifier With Uncomplicated Matching Network. *IEEE Microw. Wireless Compon. Lett.* **30**, 43–46 (2020).
30. Wu, P. et al. Compact High-Efficiency Broadband Rectifier With Multi-Stage-Transmission-Line Matching. *IEEE Trans. Circuits Syst. II* **66**, 1316–1320 (2019).
31. Zheng, S., Liu, W. & Pan, Y. Design of an Ultra-Wideband High-Efficiency Rectifier for Wireless Power Transmission and Harvesting Applications. *IEEE Trans. Ind. Inf.* **15**, 3334–3342 (2019).
32. Zhang, X. Y., Du, Z.-X. & Xue, Q. High-Efficiency Broadband Rectifier With Wide Ranges of Input Power and Output Load Based on Branch-Line Coupler. *IEEE Trans. Circuits Syst. I* **64**, 731–739 (2017).
33. Lin, Y. L., Zhang, X. Y., Du, Z.-X. & Lin, Q. W. High-Efficiency Microwave Rectifier With Extended Operating Bandwidth. *IEEE Trans. Circuits Syst. II* **65**, 819–823 (2018).
34. Song, C. et al. Matching Network Elimination in Broadband Rectennas for High-Efficiency Wireless Power Transfer and Energy Harvesting. *IEEE Trans. Ind. Electron.* **64**, 3950–3961 (2017).
35. Kimionis, J., Collado, A., Tentzeris, M. M. & Georgiadis, A. Octave and Decade Printed UWB Rectifiers Based on Nonuniform Transmission Lines for Energy Harvesting. *IEEE Trans. Microwave Theory Techn.* **65**, 4326–4334 (2017).
36. Wu, P., Huang, S. Y., Zhou, W. & Liu, C. One Octave Bandwidth Rectifier With a Frequency Selective Diode Array. *IEEE Microw. Wireless Compon. Lett.* **28**, 1008–1010 (2018).
37. Hongxian Zhang & Xinen Zhu. A broadband high efficiency rectifier for ambient RF energy harvesting. in 2014 IEEE MTT-S International Microwave Symposium (IMS2014) 1–3 (IEEE, 2014).

Tables

Due to technical limitations, Table 1 is only available as a download in the supplementary files section.

Figures

Figure 1
The basic idea of diode physical-limit bandwidth rectifier. (a) Conventional voltage doubler circuit. (b) Comparison of the input impedance of conventional voltage doubler in three different cases. (c) Virtual

dc battery-based voltage doubler circuit. (d) The input impedance of rectifier with varying virtual dc voltage.

Figure 2

Proposed diode physical-limit bandwidth rectifier. (a) Schematic. (b) Layout mask. $C_1 = C_2 = C_3 = C_4 = 100$ pF, $TL = 3.5$ mm. (c) Real input impedance of proposed rectifier with varying stub length. (d) Imaginary input impedance of proposed rectifier with varying stub length. (e) Voltage waveforms of the proposed

rectifier circuit at 0.5 GHz for different stub lengths. (f) Voltage waveforms of the proposed rectifier circuit at 3 GHz for different stub lengths.

Figure 3

Fabrication and measurement setup of the proposed diode physical-limit bandwidth rectifier circuit (a) Fabricated sample photograph. (b) Measurement setup.

Figure 4

Proposed diode physical-limit bandwidth rectifier's simulated and measured results. (a) Input reflection coefficient $|S_{11}|$ at different input power levels. (b) Output voltage versus input power level at different frequencies. (c) Oscilloscope measured input voltage waveform for different input power levels at 1 GHz. (d) Scaled oscilloscope measured output voltage waveform for different input power levels at 1 GHz and 1.3 KΩ.

Figure 5

Proposed diode physical-limit bandwidth rectifier's simulated and measured results. (a) Efficiency versus input power at different frequencies. (b) Efficiency versus frequency at different input power levels. (c) Efficiency versus frequency at different loads. (d) Efficiency versus load at different input power levels.

Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [table.pdf](#)