

Mechanism for reconfigurable logic in disordered dopant networks

Henri Tertilt

Westfaelische Wilhelms-Universitaet Muenster

Jesse Bakker

University of Twente <https://orcid.org/0000-0001-8774-902X>

Marlon Becker

Westfaelische Wilhelms-Universitaet Muenster

Bram de Wilde

University of Twente

Indrek Klanberg

University of Twente

Bernard Geurts

University of Twente

Wilfred van der Wiel

University of Twente <https://orcid.org/0000-0002-3479-8853>

Andreas Heuer

University of Muenster

Peter Bobbert (✉ P.A.Bobbert@utwente.nl)

University of Twente

Article

Keywords: reconfigurable logic, variable-range hopping, dopant network, unconventional computing, device geometry

Posted Date: August 18th, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-757616/v1>

License:  This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Mechanism for reconfigurable logic in disordered dopant networks

Henri Tertilt^{1*}, Jesse Bakker^{2*}, Marlon Becker^{1*}, Bram de Wilde^{2*}, Indrek Klanberg²,
Bernard J. Geurts^{3,4}, Wilfred G. van der Wiel^{2,5}, Andreas Heuer¹, Peter A. Bobbert^{2,6}

¹*Institut für physikalische Chemie, Westfälische*

Wilhelms-Universität Münster, Münster, Germany

²*NanoElectronics Group, MESA+ Institute for Nanotechnology,*

and Center for Brain-Inspired Nano Systems (BRAINS),

University of Twente, Enschede, The Netherlands

³*Multiscale Modeling and Simulation Group,*

Faculty of Electrical Engineering, Mathematics and Computer Science,

and Center for Brain-Inspired Nano Systems,

University of Twente, Enschede, The Netherlands

⁴*Center for Computational Energy Research (CCER),*

Eindhoven University of Technology,

5600 MB Eindhoven, The Netherlands

⁵*Fachbereich Physik, Westfälische Wilhelms-Universität Münster, Münster, Germany*

⁶*Molecular Materials and Nanosystems Group*

and Center for Computational Energy Research,

Eindhoven University of Technology, Eindhoven, The Netherlands

**These authors contributed equally to the work*

(Dated: August 9, 2021)

Abstract

22

23 We present an atomic-scale mechanism based on variable-range hopping of interacting charges
24 enabling reconfigurable logic and nonlinear classification tasks in dopant network processing
25 units in silicon. Kinetic Monte Carlo simulations of the hopping process show temperature-
26 dependent current-voltage characteristics, artificial evolution of basic Boolean logic gates, and
27 fitness-dependent gate abundances in striking agreement with experiment. The simulations pro-
28 vide unique insights in the local electrostatic potential and current flow in the dopant network,
29 showing subtle changes induced by control voltages that set the conditions for the logic operation.
30 These insights will be crucial in the systematic further development of this burgeoning technology
31 for unconventional computing. The establishment of the principles underlying the logic function-
32 ality of these devices encourages the exploration and utilization of the same principles in other
33 materials and device geometries.

34 The steeply increasing demand for computational power triggered by the rise of artificial
35 intelligence and machine learning leads to unprecedented hardware demands [1]. At the
36 same time, further miniaturization of state-of-the-art CMOS-based hardware to meet the
37 demand slows down. One of the main problems is that the ongoing miniaturization of
38 CMOS transistors leads to device variability induced by the decreasing number of dopant
39 atoms in the transistor, which is below ten in the nowadays standard 10 nm node CMOS
40 technology [2]. This leads to so-called ‘random dopant fluctuations’, causing a major problem
41 in nanoscale devices [3]. Novel computing concepts that are insensitive to these fluctuations,
42 or can even profit from them, would be a solution. Also, reconfigurability [4] exploiting
43 intrinsic complexity and nonlinear operation [5–7] would be highly desirable. Recently, we
44 explored a novel computing concept of this kind in dopant network processing units (DNPUs)
45 made by implantation of boron (B) dopant atoms in silicon, with eight electrodes in a circular
46 geometry defining a 300 nm-diameter active region at the Si surface [8]. An individual
47 device can be configured to execute a specific logic or classification task by choosing one
48 electrode as output and the other seven electrodes as inputs or controls. For example,
49 Boolean logic can be realized when voltages corresponding to logic levels ‘0’ and ‘1’ are
50 applied to two input electrodes, giving rise to a low (‘0’) or high (‘1’) current at the output
51 electrode. The voltages applied at the remaining five control electrodes are adjusted to

52 obtain a high fitness of the Boolean gate, warranting a precise realization of the intended logic
53 operation. Using suitable control voltages, an individual device can be configured to match
54 any of the six basic logic gates (AND, OR, NOR, NAND, XOR, XNOR), demonstrating
55 reconfigurability on demand. More complex logic functionality, e.g., using four input and
56 three control electrodes, can also be achieved, which illustrates the potential of this new
57 technology. Regarding energy-efficiency and footprint, the devices can compete with CMOS-
58 based logic, while competitiveness regarding speed seems achievable. The devices operate
59 reliably at liquid-nitrogen temperature (77 K) and even operation at room temperature
60 has been demonstrated using a backgating technique. The devices are stable over periods
61 of months and the logic operation is unchanged upon heating to room temperature and
62 cooling back to 77 K [8]. Efficient neural network-type computing can be achieved by
63 coupling DNPUs in hierarchical structures [9].

64 The control voltages for realizing a specific logic gate are different for each device and
65 depend on the specific configuration of the dopant atoms in the active area. From the
66 estimated B concentration at the silicon surface of the order of 10^{17} cm⁻³ and the implanta-
67 tion penetration depth of about 20 nm, we estimate that a few hundred dopant atoms are
68 present in the active area. Previously, reconfigurable Boolean logic functionality was realized
69 in disordered networks of Au nanoparticles [10], where conduction takes place by hopping
70 of electrons between about 100-150 nanoparticles in the active area, governed by Coulomb
71 blockade-physics. The limited number of active elements (dopant atoms or nanoparticles)
72 in combination with disorder in their locations results for both systems in a strong device
73 variability. However, in contrast to conventional transistors, this is not an impediment for
74 realizing functionality, but an asset, since it allows designless fabrication without limiting
75 functionality. The main advantages of the DNPUs over the Au nanoparticle devices are the
76 compatibility with silicon technology, the operation at higher temperature (77 K, or even
77 room temperature, vs 0.3 K), and the expanded functionality.

78 Functionality can be realized in both types of devices by artificial evolution, where the
79 control voltages are treated as ‘genes’ that evolve by mutation and cross-breeding in an
80 evolutionary process to optimize fitness for the desired functionality [8, 10]. Alternatively,
81 a deep neural network can be trained to accurately emulate the complex multi-dimensional
82 input-output relationship of a device, after which a desired functionality is found by gra-
83 dient descent, with the difference between the actual and the desired input-output relation

84 as cost function [11]. Both approaches are physics agnostic, i.e., they do not assume a
85 specific physical mechanism for the device operation. However, in order to understand the
86 operation, and explore and improve the ultimate performance of the devices on rational
87 grounds, it is mandatory to consider the underlying microscopic physical mechanisms. For
88 the Au nanoparticle system a kinetic Monte Carlo (KMC) simulation tool based on Coulomb
89 blockade-governed hopping between adjacent nanoparticles was developed [12]. The tool was
90 applied to small regular networks of nanoparticles, where the evolution of basic Boolean gates
91 with reasonable fitness was demonstrated.

92 In the present paper we explore the atomic-scale mechanism for the reconfigurable logic
93 operation of DNPU. The mechanism is based on variable-range hopping (VRH) of charge
94 carriers in between the dopant atoms, which can occur in the neutral or ionized state. All
95 Coulomb interactions between the charges are taken into account. A specialized KMC tool
96 was developed for simulations of the device behaviour. We first show that the simulations
97 reliably describe the measured electrical behaviour of the devices and their reconfigurable
98 Boolean logic. We then use the simulations in an analysis of device operational aspects,
99 providing a profound understanding of the operation mechanism that will be crucial for a
100 systematic further development of DNPU technology. Our work presents a unique study of
101 VRH physics, which has been explored in great depth to describe charge transport in a large
102 variety of bulk disordered materials, to a disordered nanoscale system. Our study focuses
103 specifically on DNPU, but the methods, results and conclusions have a general applicability
104 to a wide range of disordered nanoscale systems of materials and device geometries for
105 unconventional computing.

106 **RESULTS**

107 **Current-voltage characteristics**

108 The inset of Fig. 1a shows the simulated geometry of a representative device, where cir-
109 cular segments are used to model the electrodes. The dots indicate 200 randomly placed
110 B dopant atoms (dopants), a number roughly estimated from experiment [8]. Since in the
111 experiments silicon wafers with an n-type background doping are used, we also randomly
112 place three n-type counterdopants in the active area (red crosses), corresponding to a typ-

113 ical background doping of $2 \times 10^{15} \text{ cm}^{-3}$. We assume that the counterdopants are ionized
 114 and thus positively charged. The ionization energy of a dopant depends on its random
 115 distance to the Si surface and possibly other random fluctuations in its environment. We
 116 model these fluctuations by a Gaussian energy disorder in the dopant ionization energy
 117 with standard deviation σ . For specified voltages applied to the eight electrodes we solve
 118 the Laplace equation for the electrostatic potential. We simulate the two-dimensional (2D)
 119 VRH of charge carriers in between the dopants and between the dopants and the electrodes,
 120 described by the phonon-mediated Miller-Abrahams (MA) hopping rate [13]. We take into
 121 account Coulomb interactions between all charges (see Methods).




Figure 1. **Current-voltage characteristics.** **a**, Inset: geometry of a representative simulated device with segmented electrodes, and 200 randomly positioned dopants (dots) and 3 counterdopants (red crosses). Main panel: simulated current I as function of voltage V at temperature $T = 77 \text{ K}$ averaged over 8 adjacent electrode combinations of 30 devices, without energy disorder (blue) and with energy disorder strengths $\sigma = 0.05$ (green) and 0.1 eV (red). Half of the 240 I - V characteristics fall in the shaded regions. **b**, Squares connected by lines: geometrically averaged resistances R for $\sigma = 0.05$ and 0.1 eV as function of $1/T^{1/3}$, obtained from the linear parts of the I - V characteristics in panel a around $V = 0$. Half of the resistances fall in the shaded regions. Circles: measured resistances from Fig. 2 in Ref. [8]. Line: linear fit in the region 70–160 K. Error bars of the simulated and experimental data are negligible on the used scales.

122 The curves in the main panel of Fig. 1a are the averaged simulated currents I at a
 123 temperature $T = 77$ K of the device displayed in the inset and 29 other devices with dif-
 124 ferent positions of the (counter)dopants, when applying a voltage V between two adjacent
 125 electrodes. The average includes the eight possible adjacent electrode combinations for each
 126 device. The results can be compared to the device characterization measurements in Ref. [8].
 127 For the case without energy disorder (blue curve) the current saturates with growing voltage,
 128 leading to sublinear instead of the observed superlinear I - V characteristic, measured for a
 129 combination of adjacent electrodes of a device (see Fig. 2 of Ref. [8]). The reason for the
 130 saturation is that for energetically downward hops, which dominate the transport at high
 131 electric field, the MA rate has no energy dependence. Introducing the energy disorder yields
 132 the observed superlinear characteristics on a voltage and current scale comparable to the
 133 experiment. We show results for $\sigma = 0.05$ eV (green curve) and 0.1 eV (red curve). For
 134 $\sigma = 0.05$ eV, the I - V characteristics become sublinear beyond $|V| \approx 0.5$ V. For $\sigma = 0.1$
 135 eV, the superlinear behaviour is present up to $|V| = 1$ V, like in the experiment. Half of
 136 the simulated 240 I - V characteristics fall in the shaded regions in Fig. 1a, which quantifies
 137 the device variability. Since different Si wafers may have different background doping con-
 138 centrations we checked the effect of changing the number of counterdopants. Figure S1 in
 139 Supplementary Note 1 compares for $\sigma = 0.1$ eV the average I - V characteristics of Fig. 1a
 140 for 3 counterdopants with those for 10, 20, and 50 counterdopants. We find only a modest
 141 increase of the current with the number of counterdopants. The reason for this insensitivity
 142 is that the number of mobile charges present in the system is mostly determined by injec-
 143 tion from the electrodes and not by the number of counterdopants. We thus conclude that
 144 variations in the background doping concentration are not critical.

145 For a further analysis we plot in Fig. 1b for $\sigma = 0.05$ and 0.1 eV the geometric average
 146 of the resistances R , extracted from the linear parts of the simulated I - V characteristics
 147 around $V = 0$, as a function of $1/T^{1/3}$. The almost straight lines in the semi-logarithmic
 148 plots confirm the dependence $R(T) = R_0 \exp[(T_0/T)^{1/(1+d)}]$ predicted for VRH hopping in
 149 $d = 2$ dimensions by Mott [14]. Half of the resistances fall in the shaded regions. The large
 150 width of the shaded regions of almost an order of magnitude at low T is the reason why
 151 we consider the geometric instead of the ordinary average of the resistances. Also plotted
 152 (symbols) is the T -dependent resistance extracted from the measurements in Ref. [8] for an
 153 adjacent electrode combination of a device. Above about 160 K, the experimental resistance

154 starts to deviate from VRH behaviour, which is attributed to the onset of band conduction
 155 due to thermal dopant ionization [8]. We note that the KMC simulations do not take into
 156 account band conduction. Considering the large variation in R , the simulated results for
 157 both disorder strengths are below this temperature in fair agreement with the measurements.
 158 It is reassuring that agreement is obtained using a prefactor in the MA hopping rate equal
 159 to a typical phonon frequency (10^{12} Hz, see Methods), which sets the absolute current scale.
 160 A modest increase of this prefactor by a factor of about 2 would for $\sigma = 0.1$ eV lead to an
 161 almost perfect agreement with experiment.

162 The temperature at which the experimentally observed transition from hopping to band
 163 transport occurs yields an estimated effective ionization energy of 130 meV [8], instead of the
 164 45 meV ionization energy of boron in bulk silicon [15, 16]. The difference is attributed to the
 165 smaller dielectric screening of the Coulomb interaction at the Si surface. Since the distance
 166 of the active B dopants to the Si surface will vary between dopants, so will their ionization
 167 energy. Disorder strengths of the order of the difference between the experimentally esti-
 168 mated and bulk ionization energy are therefore expected, which holds for the two considered
 169 disorder strengths. Because (1) the value $T_0 = 4.7 \times 10^4$ K for $\sigma = 0.1$ eV (obtained from
 170 the slope of the red line in Fig. 1b) agrees better with the experimental value of 7.7×10^4
 171 K than the value $T_0 = 2.7 \times 10^4$ K for $\sigma = 0.05$ eV and (2) the superlinear behaviour is,
 172 as in the experiment, present in the whole voltage range, we will from now on consider the
 173 case $\sigma = 0.1$ eV as a realistic estimate of the energy disorder strength. The quantification
 174 of the influence of energy and positional disorder of the dopants is a first demonstration of
 175 how our modelling can be used to extract critical parameters determining the functioning
 176 of the DNPU that are at present impossible to obtain experimentally.

177 **Boolean functionality**

178 As in the experiment, we obtain Boolean functionality at 77 K by optimizing a fitness
 179 function for each logic gate, where two voltages V_{in1} and V_{in2} can take on the values 0 V
 180 (logic ‘0’) and 0.5 V (logic ‘1’), and the current I_{out} to ground (0 V) is measured at an output
 181 electrode. The optimization takes place by artificial evolution of the control voltages V_{c1} –
 182 V_{c5} of the five remaining electrodes using an evolutionary algorithm (see Methods). These
 183 are referred to as the ‘genes’ and are restricted to lie in the interval $[-1,1]$ V. At the top

184 left of Fig. 2 the model device shown in the inset of Fig. 1a is reproduced, indicating the
 185 input, output, and control electrodes. Examples of artificially evolved control voltages for
 186 the six basic Boolean logic gates and their gate fitnesses F are given in the table at the top
 187 right. The panels below show I_{out} for the different logic input combinations, displayed in
 188 the bottom panels. The shaded regions indicates the uncertainty in I_{out} (see Methods for
 189 its determination). We find excellent agreement with the gates reported in the experiment
 190 [8]. This holds for the quality (fitness) of the gates as well as the magnitude of the currents,
 191 which is of the order of 0.01–0.1 nA. Relatively high fitnesses are obtained for the AND, OR,
 192 and NAND gate, whereas the NOR, XOR and particularly the XNOR gate show relatively
 193 low fitnesses. We note that the AND, OR, NAND, and NOR gates solve linearly separable
 194 problems. We will show in the next subsection that typical fitness values for these four gates
 195 are very similar. The relatively small fitness value for the NOR gate found in this specific
 196 example reflects the challenge of fitness optimization in a complex high-dimensional fitness
 197 landscape.

198 We note that it is to a large extent an arbitrary choice which electrodes are used for input,
 199 output, and control. It may be advantageous when the input electrodes are not adjoining
 200 the output electrode or each other, because the control voltages can then more effectively
 201 influence the output current differences for the different inputs. This is the case for the
 202 electrode choices in Fig. 2, but, as shown in experiment [8], two adjacent electrodes can also
 203 be chosen as the input electrodes. We also note that there is nothing special or specifically
 204 suitable about the device of Fig. 2. Figure S2 in Supplementary Note 2 shows the realization
 205 of the six basic logic gates with comparable fitnesses in a device with other random positions
 206 of the (counter)dopants. This shows that gates with good fitness can in principle be evolved
 207 for any device, as also found experimentally [8].

208 The 10^7 KMC steps used to obtain the results in Fig. 2 correspond to time intervals in the
 209 range $1.5\text{--}3.5 \times 10^{-5}$ s, where the actual value for each case depends on the specific gate and
 210 input combination. This is more than four orders of magnitude shorter than the 0.5 s used
 211 in the experiment [8]. In the simulations, the uncertainty in the current is the cumulative
 212 effect of stochastic hopping events of single charges. During the measurement time of 0.5 s
 213 considerable fluctuations in the experimental current are observed, which are much larger
 214 than the fluctuations KMC simulations show on this time scale. This demonstrates that in
 215 the experiment the noise in the current is not the intrinsic noise due to individual hopping




Figure 2. **Boolean functionality.** Top left: device (same as in inset Fig. 1a) with input voltages V_{in1} , V_{in2} , control voltages V_{c1} – V_{c5} , and output current I_{out} . Middle panels: I_{out} and uncertainties (shaded regions) for the six basic Boolean logic gates found with artificial evolution at 77 K, with V_{in1} , V_{in2} given in the bottom panels and V_{c1} – V_{c5} and fitnesses F in the table at the top right. The currents and their uncertainties were determined from KMC simulations of 10^7 steps.

216 events but extrinsic noise, probably caused by the measurement equipment. If the noise can
 217 be suppressed to the intrinsic noise level, much shorter experimental measurement times
 218 should be possible. We verified that the uncertainty in the simulated current scales as $1/\sqrt{N}$

219 with the number N of KMC steps for time scales exceeding the used equilibration time ($\sim 10^4$
 220 KMC steps, see Methods), which demonstrates that the intrinsic noise is uncorrelated at
 221 these time scales. Figure S3 in Supplementary Note 3 gives results equivalent to Fig. 2, but
 222 for $N = 10^6$ instead of 10^7 KMC steps, showing an approximately $\sqrt{10}$ larger uncertainty in
 223 the current. For even smaller simulation times it will finally become impossible to distinguish
 224 between the different logic current levels. This is for the device in Fig. 2 most critical for
 225 the realization of the XOR gate, where the logic current levels will become indistinguishable
 226 if the uncertainty in the current increases by a factor of about 5. The 25 (5^2) times shorter
 227 time scale than that of $1.5\text{--}3.5 \times 10^{-5}$ s in Fig. 2 leads to an estimate from our simulations
 228 of about 1 MHz for the maximum DNPU operational frequency where current levels can
 229 still be distinguished for all gates.

230 The KMC simulations offer the unique possibility to obtain microscopic information about
 231 the local potential and current flow within the device that is, at least presently, impossible
 232 to obtain experimentally. Figure 3 shows, for the same device and Boolean gate realizations
 233 in Fig. 2, the time-averaged voltages at the electrodes and at each dopant as well as the
 234 currents in between the dopants and between the dopants and the electrodes. The currents
 235 flowing into or out of the electrodes are also shown. The first row shows results for the AND
 236 gate, as an example of a gate solving a linearly separable problem (the others are OR, NOR,
 237 and NAND), and the second row shows results for the XOR gate, as an example of a gate
 238 solving a linearly inseparable problem (the other is XNOR) [6, 7, 17]. Results are given for
 239 the logic input combinations (0,0), (0,1), (1,0), and (1,1). We observe that the differences
 240 in the voltage and current distributions between the four different input combinations are
 241 for both gates remarkably small, while the differences in between the AND and XOR gate
 242 are comparatively large. The third row shows results for the OR, NOR, NAND, and XNOR
 243 gates, in these cases only for the (0,0) input. We verified that also for these gates the
 244 differences in the voltage and current distributions between different input combinations are
 245 small. The fourth row shows results for four randomly chosen control voltages in the interval
 246 $[-1,1]$ V for (0,0) input, while results for 16 other randomly chosen control voltages are
 247 given in Fig. S4 of Supplementary Note 4. We observe that, in general, the output currents
 248 for the control voltages found for the Boolean gates are smaller than those for random
 249 control voltages. Taken together, these observations suggest an explanation – substantiated
 250 below – for the realization of Boolean functionality by the evolutionary algorithm that has




Figure 3. **Voltage and current distributions.** Time-averaged voltages (linear colour scale) and currents (logarithmic grey scale, current direction from wide to narrow) in the device, for the simulations in Fig. 2. Arrows with different grey scale: currents flowing into or out of the electrodes. Squares: input electrodes. Circle: output electrode. First row: AND gate for the four different logic input combinations. Second row: XOR gate. Third row: OR, NOR, NAND, and XNOR gates for logic input (0,0). Fourth row: four random control voltages in the interval $[-1,1]$ V for logic input (0,0).

251 two ingredients. (1) For all gates, the tuning of the control voltages by the evolutionary
 252 algorithm is such that the output current is small for all input combinations. As a result,
 253 small changes in the control and input voltages can lead to large relative changes in the

254 output current, thus creating a high tunability. We note here that the used fitness function
 255 is only sensitive to relative current differences and not to the absolute current scale (see
 256 Methods). (2) For each specific gate, the high tunability allows relatively facile tuning of
 257 the control voltages by the evolutionary algorithm to yield the corresponding logic with
 258 high fitness. The non-linearity, complexity, and flexibility of the DNPUs allow a high-fitness
 259 realization of all Boolean logic gates in one and the same device. Interestingly, there is no
 260 obvious correlation between a particular gate and its voltage and current distribution, as
 261 shown by the completely different voltage and current distributions for another device in
 262 Fig. S5 of Supplementary Note 5. Also for the hopping dynamics in other disordered systems
 263 it has been found that the total current in the non-linear regime does not need to be related
 264 to some obvious pattern of the current distribution [18].

265 This tentative explanation for the realization of Boolean functionality is corroborated by
 266 a study of the output currents I_{out} for the four logic input combinations and the resulting
 267 gate fitness F when changing a control voltage from the value found by artificial evolution.
 268 In Fig. 4 I_{out} is shown for the AND and XOR gate when changing the control voltage V_{c1} .
 269 At the values of V_{c1} found by the evolutionary algorithm (vertical dashed lines, values as
 270 in Fig. 2) all four output currents are small, as is clear by comparing panels a and b, and
 271 panels c and d. As a result, changes in the voltages of the input electrodes can have a large
 272 relative influence on the output current, despite the fact that these electrodes are further
 273 away from the output electrode than the adjacent electrode to which V_{c1} is applied. The
 274 strong correlation in the output currents for the four logic input combinations observed in
 275 Figs. 4a and c is a general feature that is confirmed in Fig. S6 in Supplementary Note 6,
 276 where this correlation is studied for random control voltage combinations. By comparing
 277 the heights as well as the widths of the peaks in Figs. 4b and d we conclude that it is much
 278 easier to find a good AND gate than a good XOR gate. This is understandable, because
 279 the negative differential resistance (NDR) required for the XOR gate to obtain a decreasing
 280 current when switching from the logic input (0,1) or (1,0) to the logic input (1,1) is a subtle
 281 feature that is difficult to realize (see next subsection). By contrast, the AND gate does
 282 not require NDR. We note that stochastic fluctuations in the current lead to fluctuations in
 283 the fitness values, which are most clearly visible around the peak in Fig. 4b. Figure S7 in
 284 Supplementary Note 7 shows results equivalent to Fig. 4 for the output currents for the four
 285 logic input combinations and the resulting AND and XOR gate fitnesses when changing V_{c2}




Figure 4. **Control voltage and temperature sensitivity of AND and XOR gates.** **a**, Output currents I_{out} for the four logic input combinations and **b**, fitness F of the AND gate of Fig. 2 as a function of the control voltage V_{c1} . Vertical dashed lines in **a** and **b**: value of V_{c1} found by artificial evolution. Inset in **a**: magnification of indicated area. Inset in **b**: temperature dependence of F for the control voltages found by artificial evolution at 77 K (vertical dashed line). **c** and **d**, Same as **a** and **b**, but for the XOR gate.

286 and V_{c3} . Because the corresponding electrodes are further away from the output electrode
 287 than the electrode of V_{c1} , the output currents are in that case less influenced by the control
 288 voltage than in Fig. 4. Results for changing V_{c4} (V_{c5}) are qualitatively similar to those for
 289 changing V_{c2} (V_{c1}) because of symmetry (see the electrode labeling of the device at the top
 290 left in Fig. 2).

291 The insets in Figs. 4b and d show the temperature dependence of the fitness of the AND
 292 and XOR gate, respectively, when the control voltages V_{c1} – V_{c5} are fixed to their values found
 293 by artificial evolution at 77 K. The results are qualitatively similar to those presented in
 294 Extended Data Fig. 3b of Ref. [8] (in that case for a NAND gate). Like in the experiment,

295 we find that F first slightly increases with decreasing temperature and then decreases, while
296 with increasing temperature F decreases monotonically.

297 **Boolean gate abundances**

298 In order to quantify the ease or difficulty of finding a Boolean gate with a certain fitness
299 we plot in Fig. 5 for random combinations of the control voltages V_{c1} – V_{c5} in the interval
300 $[-1,1]$ V the abundance p of combinations that give rise to a gate realization with a minimal
301 fitness F_{\min} . Panel a shows results for the simulated device of Fig. 2 at 77 K and panel
302 b shows equivalent results for an experimental device (same data as underlying Extended
303 Data Fig. 3b of Ref. [8], for consistency analysed in exactly the same way as the simulated
304 data). We find a very good global agreement between simulation and experiment, show-
305 ing that in both cases the abundance of realizations of the XNOR and XOR gates for a
306 certain minimal fitness is considerably less (by an order of magnitude or more) than that
307 of the AND, OR, NAND, and NOR gates. The decay in abundance with increasing F_{\min}
308 can both in the simulations and experiment be empirically approximated by a power law,
309 indicated by the dashed line. We also observe some differences between the simulations and
310 experiment. For example, the abundance of XOR and XNOR realizations is in experiment
311 larger than in the simulations. Also, in experiment the AND, OR, and NOR gates have
312 comparable abundances, which are larger than the abundance of the NAND gate, while in
313 the simulations the NAND and NOR gate have comparable abundances. These differences
314 appear to be systematic, because they also occur for another simulated device; see Fig. S8 in
315 Supplementary Note 8. They can possibly be attributed to the different choice of the input
316 and control electrodes. In the experimental realization the input electrodes are adjacent [8],
317 while in the simulations they are separated by a control electrode.

318 The inset in Fig. 5a shows similar simulated results as in the main panel, but at room
319 temperature (293 K). XNOR and XOR gates with reasonable fitness are now quite rare,
320 which we attribute to the difficulty of realizing NDR at a higher temperature. NDR is
321 presumably based on blocking mechanisms in the current by an increase of V_{in1} or V_{in2} ,
322 where, for example, a charge is moved to a position where it blocks the current. Blocking
323 mechanisms are expected to be more effective at low than at high temperature, where
324 thermal activation is more likely to lift a blocking configuration of charges. The decrease

325 in gate abundances with increasing F_{\min} is at room temperature also much steeper than at
 326 77 K, which is clear from the much more negative power-law exponent of -7 of the dashed
 327 line that now roughly describes the decrease. We conclude that the realization of Boolean
 328 logic with the present devices is at room temperature more challenging than at 77 K. In
 329 experiment, room-temperature Boolean functionality could be obtained by applying a high
 330 voltage (12 V) on a backgate, although with lower gate fitnesses than at 77 K [8] due to
 331 an increased signal-to-noise ratio. The room-temperature functionality was explained in
 332 Ref. [8] by a suppression of band conduction by the electric field induced by the backgate
 333 voltage. Our simulations offer the possibility to investigate the precise conditions required
 334 for reliable room-temperature functionality.




Figure 5. **Boolean gate abundances.** **a**, Main panel: abundance p at 77 K of the six basic Boolean gates with fitness larger than F_{\min} among about 20,000 random combinations of the control voltages $V_{c1}-V_{c5}$ of the simulated device in Fig. 2. Fitnesses were obtained from simulations of 10^7 KMC steps for each control voltage combination. Dashed line: power law with exponent -3 . Inset: same as main panel, but at 293 K (room temperature). Dashed line: power law with exponent -7 . **b**, Same as main panel in **a** but for the experimental device in Ref. [8], with results from about 10,000 random control voltage combinations.

335 To further investigate the differences in abundance and character between the AND and
 336 XOR gates – as representatives of gates solving a linearly separable and inseparable problem,

337 respectively – we introduce the volume V_0 of a gate realization in the five-dimensional (5D)
 338 hypercubic phase space of all possible control voltages V_{c1} – V_{c5} in the interval $[-1,1]$ V. This
 339 phase space has a total volume $V_{\text{tot}} = 2^5 V^5$. We again choose random control voltages, but
 340 now restricted to a local hypercube $[V_{c1}^{\text{min}}, V_{c1}^{\text{max}}] \times \dots \times [V_{c5}^{\text{min}}, V_{c5}^{\text{max}}]$, with volume ΔV , cen-
 341 tered around the set of control voltages found by artificial evolution of the gate realizations
 342 in Fig. 2. We calculate the local probability p_0 that a combination of control voltages leads
 343 to a minimal gate fitness F_{min} from 10^4 random combinations chosen in this local hypercube.
 344 We then define $V_0 \equiv p_0 \Delta V$ as the local volume in phase space of this particular gate realiza-
 345 tion. From the gate abundance (global probability) p in Fig. 5a we obtain an estimate of the
 346 global volume V of all gate realizations with minimal fitness F_{min} as $V = p V_{\text{tot}}$. An estimate
 347 of the number of distinct gate realizations with minimal fitness F_{min} in phase space is then
 348 found as the ratio between the global volume of all gate realizations and the local volume
 349 of a particular gate realization: $N_{\text{gates}} = V/V_0$. The local hypercube should be chosen (1)
 350 large enough to contain all control voltage combinations leading to a minimal fitness close
 351 to the combinations found by artificial evolution, but at the same time (2) small enough to
 352 avoid overlap with other distinct gate realizations. Condition (1) is fulfilled by making sure
 353 that at the edges of the local hypercube the gate fitness has decreased well below the chosen
 354 F_{min} , implying $p_0 \ll 1$. Condition (2) is fulfilled by making sure that $V_{\text{tot}}/\Delta V \gg N_{\text{gates}}$.
 355 We find that with relative local hypercube volumes $\Delta V/V_{\text{tot}} = 5.6 \times 10^{-3}$ and 3.6×10^{-3}
 356 both conditions are fulfilled for the AND gate the XOR gate, respectively, for the considered
 357 values of F_{min} .

358 Table I gives the quantities discussed in the previous paragraph for the device of Fig. 2
 359 for realizations of the AND and XOR gate at 77 K. For the AND gate we have chosen
 360 $F_{\text{min}} = 10$ as a criterion for a sufficiently ‘good’ gate (as a reference, the fitness of the AND
 361 gate of Fig. 2 is $F = 34.7$). We find that for the present device an estimated number of 7
 362 distinct AND gate realizations are present for this value of F_{min} . We saw in the previous
 363 subsection that for the XOR gate it is more difficult to obtain high fitness realizations
 364 and therefore we considered, next to $F_{\text{min}} = 10$ (the fitness of the XOR gate of Fig. 2 is
 365 $F = 18.0$), also $F_{\text{min}} = 5$, which is a still practically acceptable fitness value. The table
 366 shows that for $F_{\text{min}} = 10$ the volume V_0 of a XOR gate realization is about two orders of
 367 magnitude lower than that of an AND gate realization, which shows that for the XOR gate
 368 more subtle tuning of the control voltages is required than for the AND gate. This is in

Table I. Estimated local probability p_0 , relative local volume V_0/V_{tot} , relative global volume $p = V/V_{\text{tot}}$, and number of distinct realizations N_{gates} of AND and XOR gates with a minimal fitness F_{min} in the phase space of control voltages $V_{c1}-V_{c5}$ in the interval $[-1,1]$ V, for the device of Fig. 2 at 77 K. The gate abundance (global probability) p is estimated from Fig. 5a, using the empirical power law for an extrapolation to $F_{\text{min}} = 10$ in case of the XOR gate. The chosen relative local volume $\Delta V/V_{\text{tot}}$ and its inverse are indicated. The results are obtained from 10^7 KMC steps for each combination of control voltages.

Gate	$\Delta V/V_{\text{tot}}$	$V_{\text{tot}}/\Delta V$	F_{min}	$p_0 = V_0/\Delta V$	V_0/V_{tot}	$p = V/V_{\text{tot}}$	$N_{\text{gates}} = V/V_0$
AND	5.6×10^{-3}	179	10	4.8×10^{-2}	2.7×10^{-4}	2×10^{-3}	7
XOR	3.6×10^{-3}	278	5	8.5×10^{-3}	3.1×10^{-5}	4×10^{-4}	13
			10	1.2×10^{-3}	4.3×10^{-6}	7×10^{-5}	16

369 accordance with the narrower peak in the main panel of Fig. 4d as compared to Fig. 4b.
370 By contrast, the estimated number of distinct realizations N_{gates} of the XOR gate is of
371 comparable magnitude, namely about 16 for $F_{\text{min}} = 10$ as compared to about 7 for the AND
372 gate. The smaller abundance of the XOR gate as compared to the AND gate is thus not due
373 to a smaller number of distinct gate realizations in phase space but due to a much smaller
374 phase space volume of a distinct realization. Remarkably, the number N_{gates} of distinct XOR
375 gate realizations is not very different for $F_{\text{min}} = 5$ and 10 (13 and 16, respectively), showing
376 that the strong decrease of the abundance p with fitness in Fig. 5 is not due to a decrease
377 of distinct XOR gate realizations but due to a strong decrease in the phase space volume of
378 a distinct realization. These observations are crucial for the further development of DNPU
379 technology.

380 DISCUSSION

381 We have presented an atomic-scale mechanism for reconfigurable logic in dopant network
382 processing units (DNPUs) in silicon that is based on variable-range hopping (VRH) of in-
383 teracting charge carriers. Kinetic Monte Carlo (KMC) simulations of the hopping process
384 demonstrate the flexibility, complexity, and non-linearity of the devices necessary for their

385 reconfigurability and ability to solve linearly separable as well as inseparable problems. We
386 demonstrated artificial evolution of the six basic logic Boolean gates at 77 K, where control
387 voltages serve as genes and the current at an output electrode changes with the voltages
388 applied to two input electrodes according to the specific Boolean logic. The simulated gates
389 show a striking agreement with experiment. The simulations provide a unique visualiza-
390 tion of the voltage and current distributions in the devices, revealing an intricate operation
391 mechanism. The simulated abundances of gates of a certain minimal fitness also agree well
392 with experiment, with much higher abundances of the AND, OR, NOR, and NAND gates,
393 solving linearly separable problems, than the XOR and XNOR gates, solving linearly inseparable
394 problems. The smaller abundance of the XOR gate as compared to the AND gate was
395 shown not to be due to a smaller number of distinct gate realizations but due to a smaller
396 volume of a distinct realization in the 5D phase space of control voltages.

397 The first goal of this work was to underpin the experimental observations on the DNPUs
398 and unravel the mechanism behind their reconfigurable logic. After having achieved this
399 goal, we can now use the gained insights into this mechanism in the development of a
400 mature DNPUs technology. We have found, for example, that the output currents of the
401 Boolean gates are relatively small, which makes signal propagation in networks of coupled
402 DNPUs challenging. The simulations pioneered in this work can help to develop strategies to
403 avoid signal propagation losses, e.g., by increasing input impedances to reduce ohmic losses.
404 Furthermore, the conditions necessary for reliable room-temperature operation can now be
405 systematically studied. The simulations also allow studying the effects of different dopant
406 concentrations, mixing of dopants with very different ionization energies to stimulate the
407 occurrence of negative differential resistance (NDR, required for solving linearly inseparable
408 problems), and further miniaturization of DNPUs.

409 We finally stress the fundamental aspects of our work. VRH is a widely studied charge
410 transport mechanism occurring in a very broad range of, inorganic and organic, disordered
411 material systems. Existing studies have so far almost exclusively focused on bulk systems.
412 Our study has focused on VRH at the nanoscale, where it leads to, in this context, un-
413 explored phenomena, like NDR (see the XOR and XNOR gates in Fig. 2) and percolation
414 effects at the nanoscale (see the current patterns in Fig. 3). Moreover, we have demonstrated
415 the exploitation of the resulting physical behaviour for computing. To our knowledge, this is
416 the first time that VRH modelling has focused on this regime. Our modelling has illustrated

417 the possibility to realize unconventional computing based on VRH in a network of dopants
 418 in silicon, but it should be applicable to many other materials and device geometries. For
 419 example, VRH has been shown to be the charge transport mechanism in the disordered
 420 conducting polymer mixture poly(3,4-ethylenedioxythiophene):poly(styrenesulfonate) (PE-
 421 DOT:PSS) [19]. Using drops of PEDOT:PSS instead of dopant networks in silicon could
 422 lead to more easily manufacturable nanoscale devices for reconfigurable logic with possibly
 423 superior properties.

424 METHODS

425 Device simulations

426 We solve the two-dimensional (2D) Laplace equation for the electrostatic potential on a
 427 dense triangular mesh in the device plane, using a finite element method adapted from
 428 the MFEM library [20]. This defines the static external potential in which the charge
 429 hopping takes place. Electrons hop from an ionized B atom i to a neutral B atom j ,
 430 separated by a distance r_{ij} , by phonon-mediated VRH, with a Miller-Abrahams (MA) rate
 431 $\Gamma_{ij} = \nu_0 \exp(-2r_{ij}/a - \Delta E_{ij}/k_B T)$ if $\Delta E_{ij} > 0$ and $\Gamma_{ij} = \nu_0 \exp(-2r_{ij}/a)$ otherwise [13].
 432 Here, ΔE_{ij} is the energy change when the electron hops and $k_B T$ is the thermal energy. The
 433 energy consists of the electrostatic energy of the electrons in the external potential created
 434 by the electrodes (see above) and the ionized counterdopants, the mutual Coulomb energy
 435 of the electrons, and a random contribution to the dopant ionization energy drawn from a
 436 Gaussian distribution with standard deviation σ . The MA rate has been derived for electron
 437 hopping between dopants in semiconductors and should thus be applicable to our system.
 438 For simplicity, we also take the MA rate to describe electron hopping between the electrodes
 439 and the B dopants. For r_{ij} we then take the distance between the dopant and the center
 440 of the electrode, representing the electrode tip in the actual experiment [8]. The electrodes
 441 are treated as infinite reservoirs of electrons. We use an effective relative dielectric constant
 442 $\epsilon_r = 6$ in the Coulomb interaction between the charges, which is in between the value of 11.7
 443 for bulk silicon and the vacuum value of 1, reflecting the decreased dielectric screening at
 444 the Si surface. We take the typical value $a = 10$ nm for the wave function decay length. We
 445 verified that other reasonable values for ϵ_r and a lead to very comparable results. For the

446 hopping prefactor we take a typical phonon frequency of $\nu_0 = 10^{12} \text{ s}^{-1}$, which determines
 447 the absolute current scale.

448 We use a standard, in-house developed rejection-free KMC algorithm that considers at
 449 each step all possible electron hops in the system. Voltages are applied to seven electrodes
 450 and the current is determined at a chosen grounded output electrode by counting the net
 451 number of electron hops to or from that electrode in a certain time interval. Starting with
 452 as many electrons in the system as counterdopants (neutral system), 10^4 KMC equilibration
 453 steps are sufficient to reach a steady state current for all considered voltage combinations.
 454 Unless stated otherwise, we determine the current in a time interval corresponding to 10^7
 455 KMC steps and estimate the statistical uncertainty in the current from the current fluctua-
 456 tions in 100 equally long subintervals.

457 Artificial evolution of Boolean gates

458 The six basic Boolean gates in Fig. 2 are found by artificial evolution, where the control
 459 voltages $V_{c1}-V_{c5}$ are the ‘genes’ that are evolved to optimize a fitness $\tilde{F} = F_0 - 2u_F$, where

$$F_0 = 1 - \frac{1}{4} \sum_{V_{in1}, V_{in2}} \left| G(V_{in1}, V_{in2}) - \frac{I_{out}(V_{in1}, V_{in2}) - I_{out}^{\min}}{I_{out}^{\max} - I_{out}^{\min}} \right| + 0.05 \frac{I_{out}^{\max} - I_{out}^{\min}}{\max(|I_{out}^{\max}|, |I_{out}^{\min}|)}, \quad (1)$$

460 with

$$\begin{aligned} I_{out}^{\max} &\equiv \max_{V_{in1}, V_{in2}} I_{out}(V_{in1}, V_{in2}), \\ I_{out}^{\min} &\equiv \min_{V_{in1}, V_{in2}} I_{out}(V_{in1}, V_{in2}). \end{aligned} \quad (2)$$

461 Here, $G(V_{in1}, V_{in2}) \in \{0, 1\}$ is the output of the logic gate searched for and u_F is the statistical
 462 uncertainty in F_0 , which follows from the individual statistical uncertainties in the four
 463 currents $I_{out}(V_{in1}, V_{in2})$, where V_{in1} and V_{in1} can be either 0 or 0.5 V. By subtracting $2u_F$
 464 from F_0 we avoid spurious high fitnesses occurring as a result of statistical fluctuations in
 465 the current. The following genetic algorithm is used in the artificial evolution of each gate:

466 1. Initial generation

467 The initial generation of ‘genomes’ consists of 25 control voltage combinations $V_{c1}-V_{c5}$,
 468 randomly generated from a uniform distribution on the interval $[-1, 1]$ V.

469 2. Evaluate fitness

470 For each genome and each input voltage combination, the four currents and their

471 uncertainties are obtained from KMC simulations with a variable number of steps
 472 (see below), after an equilibration of 10^4 KMC steps. The fitness $\tilde{F} = F_0 - 2u_F$ is
 473 evaluated for each genome. The genomes G_k^l ($k = 1, \dots, 25$) of a generation l are
 474 ordered according to decreasing fitness.

475 3. Next generation

476 A new generation of 25 genomes G_k^{l+1} is generated in the following way:

- 477 • **Genome 1-5:** The five fittest genomes of the previous generation: $G_1^{l+1} =$
 478 $G_1^l, \dots, G_5^{l+1} = G_5^l$.
- 479 • **Genome 6-10:** The five fittest genomes of the previous generation, with slightly
 480 adjusted control voltages (genes), randomly chosen from the interval $[V_{ci}(G_k^l) -$
 481 $0.05V, V_{ci}(G_k^l) + 0.05V]$, where $V_{ci}(G_k^l)$ is the previous control voltage (gene). This
 482 allows random exploration in the vicinity of the current elite genomes.
- 483 • **Genome 11-15:** The next five genomes are generated by performing crossover
 484 between the fittest and next fittest genome with a 50% chance. If the control
 485 voltages of G_1^l are $V_{c1}(G_1^l), \dots, V_{c5}(G_1^l)$ then $V_{ci}(G_{11}^{l+1})$ is either $V_{ci}(G_1^l)$ or $V_{ci}(G_2^l)$,
 486 both with 50% probability. Similarly, $V_{ci}(G_{12}^{l+1})$ is either $V_{ci}(G_2^l)$ or $V_{ci}(G_3^l)$, both
 487 with 50% probability, etc.
- 488 • **Genome 16-20:** The next five genomes are generated by performing crossover
 489 between the five fittest five genomes and five random genomes. So, G_{16}^{l+1} , for
 490 instance, is a crossover between G_1^l and a random genome.
- 491 • **Genome 21-25:** The last five genomes are completely randomly generated.

492 Additionally, each gene (control voltage) has a 10% chance of mutating. If a gene
 493 mutates, its new value is drawn from a triangular distribution between -1 and 1 V
 494 around its old value.

495 4. Iterate until convergence

496 Repeat step 2 and 3 until a sufficiently high fitness value is obtained.

497 For a randomly chosen initial generation and for a given gate the genetic algorithm was run
 498 for a fixed CPU time (of the order of one week on 8 threads). Initially, the current was
 499 determined from 10^5 KMC steps. To reduce the statistical uncertainty in the current, the

500 number of KMC steps was doubled as soon as $F_0 + u_F > 1$ for the best gate during the
501 artificial evolution. This doubling was applied for a maximum of ten times. Each run was
502 repeated 20 times with different initial conditions. Finally, based on these runs for each gate
503 the realization of control voltages, yielding a particular high fitness value, was selected for
504 Fig. 2. To obtain the actually shown currents and uncertainties in Fig. 2 for these control
505 voltages, an additional KMC simulation with 10^7 steps was performed after an equilibration
506 of 10^4 steps. Figure 2 shows the currents for the best gates found after the 20 runs of the
507 genetic algorithm. The shown currents and their error bars were obtained for each gate by
508 a final KMC simulation with 10^7 KMC steps using the found optimal control voltages, after
509 10^4 equilibration steps.

510 The fitness function F used in the final analysis of the results is similar to that of Refs. [8]
511 and [10], and is defined as

$$F = \frac{m}{\sqrt{r_{ss}} + k|C|}, \quad (3)$$

512 where m and C are fit parameters of a linear fit $I_{\text{out}}(V_{\text{in1}}, V_{\text{in2}}) = mG(V_{\text{in1}}, V_{\text{in2}}) + C$. Here,
513 r_{ss} is the mean squared error of the linear regression. The constant k is set to 0.01, as in
514 the experiments [8, 10]. A finite value of k awards a large relative separation of the high
515 and the low current levels, which is relevant for the experimental separation of these levels.
516 This is achieved when the ratio of m and $|C|$ is large.

517 DATA AVAILABILITY

518 Data supporting this publication are available from the corresponding authors upon reason-
519 able request.

520 CODE AVAILABILITY

521 The kinetic Monte Carlo code used in this work is available at <https://github.com/MUTUEL>.

522 [1] Xu, X. *et al.* Scaling for edge inference of deep neural networks. *Nature Electronics* **1**, 216–222
523 (2018). URL <https://doi.org/10.1038/s41928-018-0059-3>.

- 524 [2] Saha, S. K. Compact mosfet modeling for process variability-aware vlsi circuit design. *IEEE*
525 *Access* **2**, 104–115 (2014).
- 526 [3] Yoon, J.-S. *et al.* Statistical variability study of random dopant fluctuation on gate-all-around
527 inversion-mode silicon nanowire field-effect transistors. *Applied Physics Letters* **106**, 103507
528 (2015). URL <https://doi.org/10.1063/1.4914976>. <https://doi.org/10.1063/1.4914976>.
- 529 [4] LeCun, Y., Bengio, Y. & Hinton, G. Deep learning. *Nature* **521**, 436–444 (2015). URL
530 <https://doi.org/10.1038/nature14539>.
- 531 [5] Tanaka, G. *et al.* Recent advances in physical reservoir computing: A review. *Neural*
532 *Networks* **115**, 100–123 (2019). URL [https://www.sciencedirect.com/science/article/](https://www.sciencedirect.com/science/article/pii/S0893608019300784)
533 [pii/S0893608019300784](https://www.sciencedirect.com/science/article/pii/S0893608019300784).
- 534 [6] Maass, W., Natschläger, T. & Markram, H. Real-Time Computing Without Stable
535 States: A New Framework for Neural Computation Based on Perturbations. *Neural Com-*
536 *putation* **14**, 2531–2560 (2002). URL <https://doi.org/10.1162/089976602760407955>.
537 <https://direct.mit.edu/neco/article-pdf/14/11/2531/815288/089976602760407955.pdf>.
- 538 [7] Dale, M., Stepney, S., Miller, J. F. & Trefzer, M. Reservoir computing in materio: An
539 evaluation of configuration through evolution. In *2016 IEEE Symposium Series on Computa-*
540 *tional Intelligence, SSCI 2016, Athens, Greece, December 6-9, 2016*, 1–8 (IEEE, 2016). URL
541 <https://doi.org/10.1109/SSCI.2016.7850170>.
- 542 [8] Chen, T. *et al.* Classification with a disordered dopant-atom network in silicon. *Nature* **577**,
543 341–345 (2020). URL <https://doi.org/10.1038/s41586-019-1901-0>.
- 544 [9] Euler, H.-C. R. *et al.* Dopant network processing units: Towards efficient neural-network
545 emulators with high-capacity nanoelectronic nodes. *accepted for publication in Neuromorphic*
546 *Computing and Engineering* URL <https://arxiv.org/abs/2007.12371>.
- 547 [10] Bose, S. K. *et al.* Evolution of a designless nanoparticle network into reconfigurable boolean
548 logic. *Nature Nanotechnology* **10**, 1048–1052 (2015). URL [https://doi.org/10.1038/nano.](https://doi.org/10.1038/nano.2015.207)
549 [2015.207](https://doi.org/10.1038/nano.2015.207).
- 550 [11] Ruiz Euler, H.-C. *et al.* A deep-learning approach to realizing functionality in nanoelec-
551 tronic devices. *Nature Nanotechnology* **15**, 992–998 (2020). URL [https://doi.org/10.](https://doi.org/10.1038/s41565-020-00779-y)
552 [1038/s41565-020-00779-y](https://doi.org/10.1038/s41565-020-00779-y).
- 553 [12] van Damme, R., Broersma, H., Mikhal, J., Lawrence, C. & van der Wiel, W. A simulation
554 tool for evolving functionalities in disordered nanoparticle networks. In *2016 IEEE Congress*

- 555 *on Evolutionary Computation (CEC)*, 5238–5245 (2016).
- 556 [13] Miller, A. & Abrahams, E. Impurity conduction at low concentrations. *Phys. Rev.* **120**,
557 745–755 (1960). URL <https://link.aps.org/doi/10.1103/PhysRev.120.745>.
- 558 [14] Mott, N. Conduction in glasses containing transition metal ions. *Journal of Non-Crystalline*
559 *Solids* **1**, 1 – 17 (1968). URL [http://www.sciencedirect.com/science/article/pii/](http://www.sciencedirect.com/science/article/pii/0022309368900021)
560 [0022309368900021](http://www.sciencedirect.com/science/article/pii/0022309368900021).
- 561 [15] Björk, M. T., Schmid, H., Knoch, J., Riel, H. & Riess, W. Donor deactivation in silicon
562 nanostructures. *Nature Nanotechnology* **4**, 103–107 (2009). URL [https://doi.org/10.1038/](https://doi.org/10.1038/nnano.2008.400)
563 [nnano.2008.400](https://doi.org/10.1038/nnano.2008.400).
- 564 [16] Pierre, M. *et al.* Single-donor ionization energies in a nanoscale cmos channel. *Nature Nan-*
565 *otechnology* **5**, 133–137 (2010). URL <https://doi.org/10.1038/nnano.2009.373>.
- 566 [17] Haykin, S. O. *Neural Networks and Learning Machines, 3rd Edition* (Pearson, 2009).
- 567 [18] Heuer, A. & Lühning, L. Physical mechanisms of nonlinear conductivity: A model analysis.
568 *The Journal of Chemical Physics* **140**, 094508 (2014). URL [https://doi.org/10.1063/1.](https://doi.org/10.1063/1.4867058)
569 [4867058](https://doi.org/10.1063/1.4867058). <https://doi.org/10.1063/1.4867058>.
- 570 [19] Nardes, A. M., Kemerink, M. & Janssen, R. A. J. Anisotropic hopping conduction in spin-
571 coated pedot:pss thin films. *Phys. Rev. B* **76**, 085208 (2007). URL [https://link.aps.org/](https://link.aps.org/doi/10.1103/PhysRevB.76.085208)
572 [doi/10.1103/PhysRevB.76.085208](https://link.aps.org/doi/10.1103/PhysRevB.76.085208).
- 573 [20] MFEM: modular finite element methods library. <http://www.mfem.org/>.

574 ACKNOWLEDGEMENT

575 The authors are thankful to Dr. Tao Chen, MSc Bram van de Ven, Dr. Hans-Christian Ruiz-
576 Euler, Dr. Unai Alegre-Ibarra and Prof.dr. Hajo Broersma for many interesting discussions.
577 We also thank Dr. Unai Alegre-Ibarra for setting up the github repository to make the KMC
578 code publicly available.

579 AUTHOR CONTRIBUTIONS

580 The project was conceived and planned by P.A.B., A.H., B.J.G. and W.G.v.d.W. The used
581 KMC code was developed by B.d.W., M.B. and I.K. The final calculations with this code
582 that are the basis of the paper were performed by H.T. and J.B. The writing of this paper

583 was coordinated by P.A.B. All authors contributed to the results of this work and the final
584 version of the paper.

585 **COMPETING INTERESTS**

586 The authors declare no competing interest.

587 **ADDITIONAL INFORMATION**

588 **Supplementary information.** The online version contains supplementary material avail-
589 able at xxx.

590 **Correspondence** and requests for information should be addressed to A.H. or P.A.B.

Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [MicroscopicmodelforreconfigurablelogicinadisordereddopantnetworkSI.pdf](#)