Parallel approach of Schrödinger based quantum corrections for ultrascaled semiconductor devices

G. Espiñeira · A. J. García-Loureiro · N. Seoane

the date of receipt and acceptance should be inserted later

Abstract In the current technology node, purely classical numerical simulators lack the precision needed to obtain valid results. At the same time, the simulation of fully quantum models can be a cumbersome task in certain studies such as device variability analysis, since a single simulation can take up to weeks to compute and hundreds of device configurations need to be analyzed to obtain statistically significant results. A good compromise between fast and accurate results is to add corrections to the classical simulation that are able to reproduce the quantum nature of matter. In this context, we present a new approach of Schrödinger equation-based quantum corrections. We have implemented it using Message Passing Interface (MPI) in our in-house built semiconductor simulation framework called VENDES, capable of running in distributed systems that allow for more accurate results in a reasonable time frame. Using a 12 nm gate length Gate-All-Around Nanowire FET (GAA NW FET) as an application example, the new implementation shows an almost perfect agreement in the output data with less than a 2% difference between the cases using 1 and 16 processes. Also, a reduction of up to 98% in the computational time has been found comparing the sequential and the 16 process simulation. For a reasonably dense mesh of 150k nodes, a variability study of 300 individual simulations, can be now performed with VENDES in approximately 2.5 days instead of an estimated sequential execution of 137 days.

Work supported by the Spanish Government (TIN2016-76373-P, RYC-2017-23312), by Xunta de Galicia and FEDER (GRC 2014/008, accreditation 2016-2019, ED431G/08).

G. Espiñeira, A. J. García-Loureiro and N. Seoane are with CITIUS, Universidade de Santiago de Compostela, Spain
E-mail: g.espiñeira@usc.es

Keywords Drift-Diffusion · Schrödinger quantum corrections · Gate-All-Around Nanowire FET · Finite Element Method · Message Passing Interface

1 Introduction

Silicon device architectures have been developed rapidly during the last few decades, being the FinFET the current standard for mass production. However, IRDS predictions [19] point towards a change in the leading architectures for the next technology nodes with promising candidates such as the GAA NW FET and the GAA nanosheet. This shift in the industry standard calls for new architecture design and optimization to be able to predict the performance and reliability of new devices. For the current sub-10 nm scale, the traditional methodology based on trial and error as a way to improve devices is unviable. For this reason Technology Computer Aided Design (TCAD) has become an indispensable tool to both predict future device architectures and optimize the present ones [33] [38] [5] [6] [21].

Traditionally, when devices were in the micron scale, the resolution of classical models was the most popular choice, for instance the drift-diffusion (DD) method. Currently, device dimensions have been scaled down to the nanometer regime which require the use of more complicated and more time-consuming simulation methods. Some of these are the particle-based semiclassical Monte Carlo (MC) [2] [36], or the purely quantum Non-Equilibrium Green Functions (NEGF) [39] [11] [27]. A common alternative, as it is a good compromise between simulation time and accurate results, is to include quantum corrections to classical models such as those based on the solution of the Density Gradient (DG)

[15] [23] [4] or the Schrödinger (SCH) [20] [40] [1] [13] equations.

Nevertheless, as billions of transistors coexist in a die, hundreds or thousands of devices need to be simulated to obtain realistic results in variability studies [5] [30] [29] [41], making this a very computationally demanding job regardless of the simulation method. Therefore, the optimization and parallelization of simulation frameworks plays a key role in current device design, enabling to obtain valid physical results at a fraction of the computational cost.

In this paper we propose and evaluate a resolution scheme of SCH equation-based corrections compatible with a highly parallel DD model explained in [37], used in the resolution of 3D finite element (FE) meshes. By implementing these corrections in a scalable manner, we will be able to obtain accurate results without perpetuating the simulation time frame. We have used as a benchmark device a 12 nm Gate-All-Around Nanowire FET, one of the main contenders to replace FinFETs as the preferred device architecture for mass production [42] [28] [14] [9]. The structure of this paper starts in section 2 where we describe the simulation software and the benchmark device used in this study. In section 3 we present the 2D SCH scheme and the implemented parallelization. In section 4 different simulation results and a efficiency discussion are presented. Finally, in section V we draw the main conclusions.

2 Simulation framework and benchmark device

VENDES [37] is a semiconductor simulation framework which includes several tools for modelling complex ultrascaled semiconductor devices such as FinFETs [36], GAA NW FETs [28] or vertically-stacked nanosheets [22].

An overall look of the VENDES framework workflow and its capabilities is shown in Fig 1. The first step in the simulation process consists of generating a 3D finite element mesh made of tetrahedra that represents the structure of the device. The modelling of the device has been done via an open source software called Gmsh [16]. The geometry is constructed using parametric design according to the device dimensions (see Fig. 2 a). Then using a Delaunay triangulation technique the 3D FE mesh is generated and optimized as shown in Fig. 2 b). Every node of the 3D FE mesh is given a set of physical properties needed for the simulation such as material permittivities, doping profiles or carrier mobilities. Note that a FE scheme has been chosen, opposed to the finite difference method since it is able to describe complex 3D irregular geometries. At this point the user

Fig. 1 VENDES flowchart. It can be seen the different steps needed to simulate, from the geometry input and FE mesh generation, to the calculations performed to solve the Poisson Equation and the transport models.

can choose to apply to the device several built-in variability models that can either modify the properties of the nodes such as Random Discrete Dopants and Metal Grain Granularity or modify the geometry of the device like Line Edge Roughness or Gate Edge Roughness.

The device that has been used in this work is a state-of-the-art 12 nm Si gate-all-around (GAA) nanowire (NW) FET based on experimental data from [7]. The main dimensions and doping profile characteristics can be seen in Table 1. The device channel has been uniformly doped whereas the source/drain (S/D) regions have a Gaussian doping. These Gaussian doping profiles, reverse engineered from experimental data [3], are characterized by the S/D doping lateral straggle (σ_x), that describes the slope of Gaussian profile, and the S/D doping lateral peak (x_p), that indicates the posi-

Fig. 2 The first step in the device modelling process is to design the geometry in GMSH [16] a) and generate the FE mesh b). Using the spatial coordinates of the FE nodes, 2D slices are extracted using an user-fixed criteria to obtain a 2D mesh c). One of the FE 2D slices is presented in d).

Table 1 Device dimensions for the 12 nm gate length GAA NW FET.

Gate length (L_G)[nm]	12.0
S/D length ($L_{S/D}$)[nm]	14.0
Channel width (W_{CH})[nm]	7.5
Channel height (H_{CH})[nm]	9.5
Equivalent oxide thickness (EOT)[nm]	1.0
Channel p-type doping (N_{CH})[cm ⁻³]	1×10^{15}
S/D n-type doping ($N_{S/D}$)[cm ⁻³]	5×10^{19}
S/D doping lateral straggle (σ_x)	3.45
S/D doping lateral peak (x_p)[nm]	11.3
Gate perimeter [nm]	26.8

tion where the Gaussian decay starts measured from the middle of the channel (see Table 1).

After the device geometry and properties have been defined, in the beginning of every simulation, an initial solution is calculated using only the Poisson equation at equilibrium at $V_G = 0.0$ V and $V_D = 0.0$ V. The output of this initial routine is a purely classical electrostatic potential. However, a solution that seeks a compromise between sound results and short simulation times has been to include quantum corrections [13] [32] [26]. Some of the most commonly used quantum corrections are the DG corrections that require calibration against a quantum mechanical simulation as explained in [15] or the SCH corrections, based on solving the FE 2D SCH equation that do not demand any fitting parameters.

Finally, to simulate the transport inside the channel of the device, there are two options available. The DD approach is a vastly implemented scheme used to calculate carrier transport in semiconductor device simulations [15] [8] [25]. This simulation method describes the relation between the electrostatic potential and the density of carriers in the device. Secondly, the ensemble MC technique solves the Boltzmann transport equation

(BTE) using the charge distribution throughout the device to calculate both the electrostatic potential and electric field. A more detailed explanation of the implementation and solution of the DD model can be found in [15] and for the ensemble MC in [3].

3 Parallel Schrödinger based quantum corrections

3.1 2D Schrödinger workflow

After the first Poisson iteration has been completed and an initial solution for the potential has been found, the SCH quantum corrections routine can be selected as shown in Fig. 3. Even though the device mesh is three-dimensional, the SCH algorithm is based on solving the 2D time-independent form of the equation to ensure a good compromise between accuracy and speed in the results since by removing one dimension from the SCH equation, the complexity and resolution time drastically decreases. The routine starts by defining several x-coordinates along the transport direction where the SCH equation will be solved. Then, all 3D nodes with the same x-coordinate are grouped into a single 2D slice. In Fig. 2 c) it can be seen the full 2D mesh of a GAA NW FET containing 39 cuts transversal to the transport direction. In d) the node structure of a single slice can be seen showing the 2D triangular mesh where the SCH equation is solved.

Prior to the resolution of the 2D time-independent SCH equation, the FE discretization matrices are generated: the stiffness matrix and mass matrix. This is done using the Galerkin method [10] [24]. However, since the SCH equation is solved continuously through the simulation, the mass lumping technique was implemented to diagonalize the mass matrix which makes the numerical resolution faster [10] [18] [12]. Once the FEM scheme has been generated, the eigenproblem is solved using EB13 [17], a library routine based on Arnoldi's iterative resolution method. The results of the standard generalized eigenproblem are both the eigenstates of the 2D SCH equation $\psi_i(y, z)$ and the eigenenergies $E_i(y, z)$. These two parameters are obtained for every node of the 2D slice and are used to calculate the quantum-mechanical electron density $n_{sc}(y, z)$ following the Boltzmann approximation:

$$n_{sc}(y, z) = g \frac{\sqrt{2\pi m^* k_B T}}{\pi \hbar} \times \sum_i |\psi_i(y, z)|^2 \exp \left[\frac{E_{F_n} - E_i}{k_B T} \right] \quad (1)$$

Fig. 3 SCH subroutine flowchart. In this scheme the different processes of the SCH methodology are presented. First the 3D information from the FE mesh is adapted to a 2D mesh for less complex computations. After the solution, the results are interpolated back to the nodes of the FE mesh.

where k_B is the Boltzmann constant, T is the temperature, m^* is the electron effective transport mass and E_{F_n} is the quasi-Fermi level as shown in [31].

Now that the quantum-corrected electron concentration has been calculated in the nodes of the 2D slices, it is used to correct the electron concentration in the nodes of the 3D mesh. This process is done using high order Lagrange polynomials. When the value of the quantum concentration is needed for a 3D node that is not contained in a 2D slice, the position of the node is projected into the closest slices, four in the case of cubic interpolation. Then, using the shape functions from the finite element method, the quantum concentration is calculated at the triangular element of the 2D cut where the 3D node projection is. Once the quantum concentration is known at the node projections, the concentration profile at those coordinates can be obtained using the interpolation polynomials, and the quantum concentration at the original 3D point calculated. A vi-

Fig. 4 Lagrange interpolation of the 3D quantum concentration. For a cubic interpolation, four slices are taken and the 2D quantum concentration in each one of them is calculated in the node projection using the FEM shape functions.

sual depiction of the 3D interpolation process can be seen in Fig. 4.

The end result is a quantum corrected potential assigned to every node of the full 3D mesh ($V_{node}(\vec{r})$) that is calculated using the following formula:

$$V_{node}(\vec{r}) = V_{sc}(\vec{r}) + V_{cl}(\vec{r}) = \frac{k_B T}{q} \log(n_{sc}(\vec{r})/n_i(\vec{r})) \quad (2)$$

where $n_i(\vec{r})$ is the effective intrinsic carrier concentration of electrons and holes, $V_{sc}(\vec{r})$ is the 3D SCH quantum correction to the potential and $V_{cl}(\vec{r})$ is the classical potential obtained as the solution of the Poisson equation.

A full in-depth description of the SCH quantum corrections inclusion in the main DD scheme can be found in [23].

3.2 2D Schrödinger parallel implementation

Prior to this work most of VENDES routines were implemented including MPI directives and could be executed in a distributed manner speeding up the simulation process, except for the SCH routines. In VENDES, the Poisson and electron continuity equations are first decoupled using Gummel methods and then linearized using Newton's algorithm. The resulting linear system is solved using a domain decomposition technique [15]. The problem domain is partitioned into several subdomains that can be solved in a parallel manner. In order to do this, the linear system is rearranged as shown for a two domain example in Fig. 5. The whole domain is divided into internal nodes, whose solution is only stored locally in every process, internal boundary nodes, with a solution that is obtained locally and then shared with

Fig. 5 a) Example of a 2 domain partitioned mesh. After the different domains have been determined, the node indexing is rearranged according to the local domain. Note that a halo of nodes is kept so that after every iteration of the solver, the results are communicated between domains for self-consistency. b) Image showing a mesh divided into four domains. Note the rough boundaries are made of the duplicated external boundary nodes between two adjacent processes.

adjacent processes, and then external boundary nodes, whose solution is calculated locally in a different process and then shared from this process with its neighbours. The obtained solution in the internal and external nodes is interchanged among adjacent domains after every iteration to assure the consistency between the adjacent information stored in all the processes (see Fig. 5).

This node scheme is implemented not only as a way of distributing the problem domain, but also it has been shown that placing the external boundary nodes at the end of the linear matrices improves performance [34].

One of the first issues arising when trying to parallelize the SCH algorithm was that the SCH quantum concentration is obtained in 2D slices in several coordinates along the transport direction, some of which can be exactly located where the domain boundary is and be split between two adjacent processes. For a GAA NW FET with approximately 100k nodes the SCH routine is solved 164 times in a single full IV curve simulation and the additional synchronization after every iteration of the routine would have too much impact on the resolution performance. To avoid having a 2D slice divided between two processors a block partitioning scheme was implemented (see Fig. 6).

After the 3D mesh is divided to the desired number of processors, the first step is to generate the 2D SCH

Fig. 6 Block partitioning scheme for the benchmark GAA NW FET. By using this decomposition method the domain boundaries are not divided between adjacent processes and additional synchronization is avoided.

Fig. 7 Parallel Schrödinger (SCH) scheme. a) In the parallel resolution of the SCH algorithm, the boundary slice between two domains is duplicated. This was done as the MPI communication between domains after every iteration was more time consuming than the extra computing expense of an extra slice per domain. b) After the quantum density (n_{sc}) is calculated in every node of the 2D slices, a set of high order interpolation Lagrange polynomials are generated to evaluate n_{sc} at every node of the 3D mesh.

mesh. As mentioned earlier, the user defines a set of coordinates along the x-axis where the 2D cuts will be performed. During this process, the boundary slices are duplicated so that both adjacent processes contain the slice with the external boundary nodes and do not have to share any information after every iteration which reduces the overall simulation time. A visual representation of the parallel resolution can be seen in Fig. 7.

Once all the slices are distributed, each process solves all the 2D slices it contains sequentially. Next, every node of the 2D cut is assigned a value of the quantum concentration and later interpolated to all the nodes of the local 3D mesh. With the coupled Poisson-SCH equation solver, using the quantum corrected value of the concentration in the 3D mesh, the quantum corrected potential is calculated. Then, the continuity equation is solved in the 3D mesh using Newton method until convergence is reached.

The linear solver algorithm is based on the additive Schwarz method that first solves the linear system locally. After every local iteration, the global linear system needs to be updated. This prompts that after every iteration all the processors exchange information, and the higher the number of processors the more information that has to be synchronized. Therefore, the scalability of the code will be dependent on a compro-

Fig. 8 Simulated I_D - V_G characteristics for the GAA NW FET comparing Schrödinger quantum corrected drift-diffusion (DD-SCH) using 1, 2, 4, 8, 16 and 32 processes at $V_{D,sat} = 0.70$ V.

mise between the node communication network speeds and the efficiency of the linear systems solver to avoid additional synchronization overheads.

4 Results and model efficiency

In this section we analyze the performance of the proposed parallel SCH methodology. The first step to validate the effectiveness of this scheme is that it generates a I_D - V_G consistent with the sequential execution. This is shown in Fig. 8, where I_D - V_G curves simulated with a number of processors ranging from 1 to 32 are almost identical.

The small disagreement between the different output currents is due to discrepancies in the quantum density (n_{sc}). Once the quantum density is obtained, it is used to calculate the quantum potential (V_{sc}) which can be seen in Fig. 9. The n_{sc} variable is calculated in each one of the 2D slices, and then its value is obtained in all the 3D nodes of the FE mesh of the device using a high order Lagrange interpolation method. Depending on the number of slices per process, the interpolation can be linear, quadratic or cubic. For instance, if a process only contains two or three slices, the interpolation polynomials have to be 1st or 2nd order, whereas if a process contains four or more slices, a cubic interpolation can be used. For the GAA NW FET, 40 x-coordinates, every 1 nm approximately, are defined where the 2D slices are extracted during the simulation. In the case of 32 running processes, usually each processor computes up to 2 slices and therefore the interpolation order can only be linear. Consequently, using more processes to decrease the simulation time induces a loss in accuracy because a lower order of interpolation has to be used.

Fig. 9 Interpolated quantum potential profile (V_{quan}) in the transport direction with 1, 2, 4, 8, 16 and 32 processes. The middle of the gate corresponds to the zero value in the x-axis.

Fig. 10 Current percentage error with respect to the sequential case versus the gate voltage. Note that at low gate voltages for 32 processes a maximum of up to 10 % error is produced whereas, as the gate voltage is increased the percentage error vanishes.

Fig. 10 shows the current percentage error with respect to the sequential execution that has been calculated at $V_{D,sat} = 0.70$ V versus the number of processors. The disagreement between the sequential and parallel I_D - V_G values reaches a maximum error for the 32 processes case with up to 10% of difference between the extracted current at $V_G = 0.0$ V. At this gate bias the potential barrier is at its maximum and the interpolation mechanism is not able to capture the steep slopes of the potential profile. When V_G increases the potential barrier decreases, smoothing the potential profile and minimizing the interpolation error. Note that for high values of V_G the percentage error of the current decreases and becomes less than 1% in the range from 0.6 to 1.0 V for all cases.

When using 16 or a lower number of processors the current error percentage is always lower than 2%, therefore, for the rest of this work only cases from 1 to 16 processes have been simulated. Note that the use of more processes was not considered as the decrease of accu-

Table 2 Execution time measurements of parallel VENDES using 1, 2, 4, 8 and 16 processes and the S, M and L meshes with 40k, 100k and 150k nodes respectively needed to obtain a current point at $V_D = 0.05$ V and $V_G = 0.0$ V. These results have been obtained using a HP Proliant BL685c G7 @ 3.40GHz of 64 cores and 256 GB of RAM.

N proc	t_S	t_M	t_L
1	415	1944	3705
2	184	784	1456
4	78	294	519
8	29	99	180
16	12	42	72

racy in the results due to the interpolation would not be negligible and also, adding more slices to mitigate the interpolation error does not produce more precise results while increasing the simulation times.

4.1 Simulation times

After checking the integrity and validity of the new parallel SCH routines, the performance has been tested. The simulation results obtained for the S, M and L meshes (40k, 100k and 150k nodes respectively), can be seen in Table 2. The time measurements correspond to the execution times needed to obtain a current point at $V_D = 0.05$ V and $V_G = 0.0$ V. This data has been obtained using a HP Proliant BL685c G7 @ 3.40GHz with 64 cores and 256 GB of RAM.

The output simulation times show that the code is highly parallel with a time reduction using 16 processes of 97.1%, 97.9% and 98.1% w.r.t the sequential times for the S, M and L meshes. Similar results were found for the measurements of a full I_D - V_G , with times up to 98.2% faster using 16 processes as shown in Fig. 11.

The increase in performance has two main reasons. First, the parallelization of the SCH routines, which are run several hundreds of times during a full I_D - V_G curve reduced the overall simulation times. On the other hand, the VENDES framework was already parallelized with MPI. Therefore, with the proposed parallelization, the resolution of linear systems that are the most computationally expensive part of main scheme can now be executed in a distributed manner decreasing simulation times drastically.

Fig. 11 Simulation times results of a full I_D - V_G curve at $V_D = 0.7$ V with a 150k node mesh executed with 1, 2, 4, 8 and 16 processes in a parallel system.

4.2 Efficiency of the SCH equation resolution

In order to calculate the efficiency results the standard definition has been followed:

$$E(p) = \frac{t_1}{t_p \cdot p} \quad (3)$$

where t_1 is the sequential execution time, p the number of processes and t_p is the execution time using p processes. The parallel efficiency results for one point of the I_D - V_G curve are shown in Fig. 12. This data has been simulated with and without activating the resolution of the SCH and the continuity equation routines so that it can be estimated the influence in the efficiency of the different routines that solve the Poisson, SCH and continuity equations. First, if only the Poisson equation is solved to reach a solution for the electrostatic potential in equilibrium (i.e. $V_D, V_G = 0.0$ V), the parallel efficiency increases with the number of processors up to approximately 2.8 for the 16 processes case. In this scenario VENDES reaches super linear efficiency values (higher than 1). As explained in [35], this behavior appears because when the number of processors increases the size of the local subdomains decreases, reducing the computational time the linear solver takes more than the increment of the communication time. If instead both the Poisson and continuity equations are solved to calculate the current flow at $V_D, V_G = 0.0$ V, the efficiency decreases to a maximum of 2.6, which indicates the routines responsible of solving the continuity equation scale worse than the Poisson equation solver. Moreover, if routines that solve the Poisson and the SCH equation are utilized, the parallel efficiency drops to 1.9, meaning the SCH implementation is not as efficient as the Poisson. Finally, the three functions

Fig. 12 Efficiency results using a 40k node mesh considering the different types of simulations VENDES has available: only solving the Poisson equation, solving both Poisson and continuity equations, solving Poisson plus SCH equations and solving Poisson, SCH and continuity equations.

that solve the Poisson, SCH and continuity equations are executed at the same time yielding a parallel efficiency of 2.2. The addition of the resolution of the continuity equation increases the efficiency w.r.t the case of only using Poisson and SCH which indicates that the routines used to solve the SCH equation are the less efficient out of the three simulation methods.

We have also found that the results can vary depending on the number of subdomains the device is split into. For example, it has been seen that for 4 domains, the boundaries between these domains are placed closer to different material interfaces where the physical behavior changes, like gate-source or gate-drain boundaries. This domain-interface coincidence forces additional process synchronizations increasing the time to achieve the convergence of the linear systems resolution.

Moreover, when more than 8 processes are used, the efficiency begins to saturate. After every iteration of the Poisson and SCH, a synchronization between the results of the boundary nodes in adjacent domains is performed. When using a large number of processes, the overhead of this communication can take a toll on the efficiency.

4.3 Simulation scalability

A similar analysis of the parallel efficiency of the code has been performed changing both the number of running processors and number of mesh nodes to show how scalable VENDES is. The results are shown in Fig. 13. The efficiency increases with the number of processes, particularly with higher node density meshes. The larger the simulated mesh, the more use it makes

Fig. 13 Efficiency results using three different size meshes (40k, 100k and 150k). This data has been obtained by solving the Poisson, SCH and the continuity equations for a single point of the I_D - V_G curve.

out of executing the code in a parallel manner. This is why the maximum efficiency for the 40k mesh is 2.2, whereas for the 100k and 150k the efficiency reaches 2.9 and 3.2 respectively. As explained before, beyond 8 processes, the synchronization between processors after every iteration of the solver produces a significant overhead and starts to decrease the scalability of the code.

Finally, to assess the impact this parallelization has on the performance, we are going to consider a typical variability study, where 300 simulations are performed. Considering that the sequential execution of a full IV curve is close to 11 hours, to obtain the results for 300 curves, it would take more than 137 days of computational time. Now, with the parallel software, since the results for a simulation can be obtained within approximately 12 minutes using 16 processes, the time it would take to simulate the 300 devices drops to 2.5 days using 16 processes for the L mesh. The datasets generated during and/or analysed during the current study are available from the corresponding author on reasonable request.

5 Conclusions

A fully parallel implementation of 3D finite element (FE) Schrödinger (SCH) quantum corrections was developed for physical modeling of ultrascaled semiconductor devices such as GAA NW FETs. The incorporation of the SCH equation-based quantum corrections into the simulation framework increases the overall accuracy of the results and its execution in distributed systems allows to keep reasonable time frame.

The new routines were tested in a state-of-the-art 12 nm Si GAA NW FET showing an almost perfect agreement w.r.t the sequential simulation in the I_D - V_G curve up to 16 processes. Also, in order to reduce synchronizations stalls, in the current nested multilevel domain decomposition scheme, the boundary nodes have been duplicated and an additional one or two 2D SCH slices have been computed per processor. This extra computation avoids a considerable overhead because after every iteration the SCH solution needs to be shared between adjacent processors to check for consistency. Finally, a comparison of simulation times and code efficiency was performed. For three different 40k, 100k and 150k node meshes, S, M and L respectively, the new parallel code was tested. The execution times dropped up to 98.2% for L meshes using 16 processors with respect to the sequential case. The efficiency is maximum when the simulator is running in a distributed system with 16 processes, reaching a super linear result of 3.2.

Overall, the new implementation allows for rapid simulation of ultrascaled devices, a much desired characteristic in research studies such as variability analysis were hundreds or thousands of non-ideal devices need to be simulated. For instance, a typical variability study with 300 device simulations, each one running for approximately for 11 hours may take over 137 days of computational time. With the proposed parallel software, the total elapsed time drops to 2.5 days using 16 processes for a mesh of 150k nodes.

References

1. Al-Ameri, T., Georgiev, V.P., Lema, F.A., Sadi, T., Towie, E., Riddet, C., Alexander, C., Asenov, A.: Performance of vertically stacked horizontal si nanowires transistors: A 3d monte carlo/2d poisson schrodinger simulation study. In: 2016 IEEE Nanotechnology Materials and Devices Conference (NMDC), pp. 1–2 (2016). DOI 10.1109/NMDC.2016.7777117
2. Aldegunde, M., García-Loureiro, A.J., Kalna, K.: 3D Finite Element Monte Carlo Simulations of Multigate Nanoscale Transistors. *IEEE Trans. Electron Devices* **60**(5), 1561–1567 (2013). DOI 10.1109/TED.2013.2253465
3. Aldegunde, M., García-Loureiro, A.J., Kalna, K.: 3D Finite Element Monte Carlo Simulations of Multigate Nanoscale Transistors. *IEEE Trans. Electron Devices* **60**(5), 1561–1567 (2013). DOI 10.1109/TED.2013.2253465
4. Ancona, M.G., Iafrate, G.J.: Quantum correction to the equation of state of an electron gas in a semiconductor. *Phys. Rev. B* **39**, 9536–9540 (1989)
5. Asenov, A., Cheng, B., Wang, X., Brown, A.R., Millar, C., Alexander, C., Amoroso, S.M., Kuang, J.B., Nassif, S.R.: Variability Aware Simulation Based Design- Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization. *IEEE Trans. Electron Devices* **62**(6), 1682–1690 (2015). DOI 10.1109/TED.2014.2363117
6. Asenov, A., Wang, Y., Cheng, B., Wang, X., Asenov, P., Al-Ameri, T., Georgiev, V.P.: Nanowire transistor solutions for 5nm and beyond. In: 2016 17th International Symposium on Quality Electronic Design (ISQED), pp. 269–274 (2016). DOI 10.1109/ISQED.2016.7479212
7. Bangsaruntip, S., Balakrishnan, K., Cheng, S.L., Chang, J., Brink, M., Lauer, I., Bruce, R.L., Engelmann, S.U., Pyzyna, A., Cohen, G.M., Gignac, L.M., Breslin, C.M., Newbury, J.S., Klaus, D.P., Majumdar, A., Sleight, J.W., Guillorn, M.A.: Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond. In: Proc. IEEE Electron Devices Meeting (IEDM), pp. 526–529 (2013). DOI 10.1109/IEDM.2013.6724667
8. Bank, R., Rose, D., Fichtner, W.: Numerical methods for semiconductor device simulation. *IEEE Trans. Electron Devices* **30**(9), 1031–1041 (1983). DOI <https://doi.org/10.1137/0904032>
9. Bufler, F.M., Ritzenthaler, R., Mertens, H., Eneman, G., Mocuta, A., Horiguchi, N.: Performance Comparison of n -Type Si Nanowires, Nanosheets, and FinFETs by MC Device Simulation. *IEEE Electron Device Lett.* **39**(11), 1628–1631 (2018). DOI 10.1109/LED.2018.2868379
10. Burnett, D.S.: Finite element analysis: From concepts to applications. MA, USA: Addison-Wesley (1987). DOI 10.1002/nme.1620260817
11. Datta, S.: Nanoscale device modeling: the green's function method. *Superlattices and Microstructures* **28**(4), 253–278 (2000). DOI <https://doi.org/10.1006/spmi.2000.0920>
12. Duff, M., Rabitz, H., Askar, A., Cakmak, A., Ablowitz, M.: A comparison between finite element methods and spectral methods as applied to bound state problems. *J. Chem. Phys.* **72**(3), 1543–1559 (1980). DOI 10.1063/1.439381
13. Dutta, T., Medina-Bailon, C., Carrillo-Nuñez, H., Badami, O., Georgiev, V., Asenov, A.: Schrödinger equation based quantum corrections in drift-diffusion: A multiscale approach. In: 2019 IEEE 14th Nanotechnology Materials and Devices Conference (NMDC), pp. 1–4 (2019). DOI 10.1109/NMDC47361.2019.9084010
14. Feng, P., Song, S., Nallapati, G., Zhu, J., Bao, J., Moroz, V., Choi, M., Lin, X., Lu, Q., Colombeau, B., Breil, N., Chudzik, M., Chidambaram, C.: Comparative Analysis of Semiconductor Device Architectures for 5-nm Node and Beyond. *IEEE Electron Device Lett.* **38**(12), 1657–1660 (2017). DOI 10.1109/LED.2017.2769058
15. Garcia-Loureiro, A.J., Seoane, N., Aldegunde, M., Valin, R., Asenov, A., Martinez, A., Kalna, K.: Implementation of the Density Gradient Quantum Corrections for 3-D Simulations of Multigate Nanoscaled Transistors. *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems* **30**(6), 841–851 (2011). DOI 10.1109/TCAD.2011.2107990
16. Geuzaine, C., Remacle, J.F.: Gmsh: a three-dimensional finite element mesh generator with built-in pre- and post-processing facilities. *Int. J. for Numer. Meth. Eng.* **79**(11), 1309–1331 (2009). DOI 10.1002/nme.2579
17. A collection of fortran codes for large scale scientific computation. "http://www.hsl.rl.ac.uk" (2013). Accessed: 2019-7-21
18. Hughes, T.J.R.: The Finite Element Method : linear static and dynamic finite element analysis. Mineola, NY : Dover Publications (2000)

19. More moore-logic core device technology roadmap. "https://irds.ieee.org/editions/2020/more-moore" (2013). Accessed: 2019-7-21
20. Kajen, R.S., Chang, K.K.F., Bai, P., Li, E.: Gate leakage analysis of nano-mosfets using ensemble full band monte carlo with quantum correction. In: 2007 International Symposium on Integrated Circuits, pp. 135–138 (2007). DOI 10.1109/ISICIR.2007.4441815
21. Khodadadian, A., Taghizadeh, L., Heitzinger, C.: Three-dimensional optimal multi-level Monte-Carlo approximation of the stochastic drift-diffusion-Poisson system in nanoscale devices. *J. Comput. Electron.* **17**(1), 76–89 (2018). DOI 10.1007/s10825-017-1118-0
22. Kushwaha, P., Dasgupta, A., Kao, M.Y., Agarwal, H., Salahuddin, S., Hu, C.: Design optimization techniques in nanosheet transistor for rf applications. *IEEE Trans. Electron Devices* **67**(10), 4515–4520 (2020). DOI 10.1109/TED.2020.3019022
23. Lindberg, J., Aldegunde, M., Nagy, D., Dettmer, W.G., Kalna, K., García-Loureiro, A.J., Perić, D.: Quantum Corrections Based on the 2-D Schrödinger Equation for 3-D Finite Element Monte Carlo Simulations of Nanoscaled FinFETs. *IEEE Trans. Electron Devices* **61**(2), 423–429 (2014). DOI 10.1109/TED.2013.2296209
24. L.R.Ram-Mohan: Finite element and boundary element applications in quantum mechanics. London, UK.: Oxford Univ. Press (2002)
25. Lundstrom, M.: Drift-diffusion and computational electronics - still going strong after 40 years! In: 2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 1–3 (2015)
26. Medina-Bailon, C., Sampedro, C., Padilla, J.L., Godoy, A., Donetti, L., Gamiz, F., Asenov, A.: MS-EMC vs. NEGF: A comparative study accounting for transport quantum corrections. In: 2018 Joint International EU-ROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), pp. 1–4 (2018). DOI 10.1109/ULIS.2018.8354758
27. Mo, F., Tagawa, Y., Saraya, T., Hiramoto, T., Kobayashi, M.: Scalability study on ferroelectric-hfo2 tunnel junction memory based on non-equilibrium green function method. In: 2019 19th Non-Volatile Memory Technology Symposium (NVMTS), pp. 1–5 (2019). DOI 10.1109/NVMTS47818.2019.8986219
28. Nagy, D., Indalecio, G., García-Loureiro, A.J., Elmessary, M.A., Kalna, K., Seoane, N.: FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability. *IEEE J. Electron Devices Soc.* **6**, 332–340 (2018). DOI 10.1109/JEDS.2018.2804383
29. Nayak, K., Agarwal, S., Bajaj, M., Murali, K.V.R.M., Rao, V.R.: Random Dopant Fluctuation Induced Variability in Undoped Channel Si Gate all Around Nanowire n-MOSFET. *IEEE Trans. Electron Devices* **62**(2), 685–688 (2015). DOI 10.1109/TED.2014.2383352
30. Paul, A., Bryant, A., Hook, T.B., Yeh, C.C., Kamineni, V., Johnson, J.B., Tripathi, N., Yamashita, T., Tsutsui, G., Basker, V., Standaert, T.E., Faltermeier, J., Haran, B.S., Kanakasabapathy, S., Bu, H., Cho, J., Iacoponi, J., Khare, M.: Comprehensive study of effective current variability and MOSFET parameter correlations in 14nm multi-fin SOI FINFETs. In: 2013 IEEE International Electron Devices Meeting (IEDM), pp. 13.5.1–13.5.4 (2013). DOI 10.1109/IEDM.2013.6724625
31. Ramayya, E.B., Knezevic, I.: Self-consistent Poisson-Schrödinger-Monte Carlo solver: electron mobility in silicon nanowires. *J. Comput. Electron.* **9**(3), 206–210 (2010). DOI 10.1007/s10825-010-0341-8
32. Rhee, S., Kim, D., Kim, K., Choi, S., Park, B., Park, Y.J.: Extension of the dg model to the second-order quantum correction for analysis of the single-charge effect in sub-10-nm mos devices. *IEEE J. Electron Devices Soc.* **8**, 213–222 (2020). DOI 10.1109/JEDS.2020.2971426
33. Selmi, L., Caruso, E., Carapezzi, S., Visciarelli, M., Gnani, E., Zagni, N., Pavan, P., Palestri, P., Esseni, D., Gnudi, A., Reggiani, S., Puglisi, F.M., Verzellesi, G.: Modelling nanoscale n-MOSFETs with III-V compound semiconductor channels: From advanced models for band structures, electrostatics and transport to TCAD. In: 2017 IEEE International Electron Devices Meeting (IEDM), pp. 13.4.1–13.4.4 (2017). DOI 10.1109/IEDM.2017.8268384
34. Seoane, N., García-Loureiro, A., Aldegunde, M.: Optimization of linear systems for 3d parallel simulation of semiconductor devices: Application to statistical studies. *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields* **22**(3), 235–258 (2009). DOI 10.1002/jnm.695
35. Seoane, N., Garcia Loureiro, A., Aldegunde, M.: Optimization of linear systems for 3d parallel simulation of semiconductor devices: Application to statistical studies. *International Journal of Numerical Modelling: Electronic Networks, Devices and Fields* **22**, 235 – 258 (2009). DOI 10.1002/jnm.695
36. Seoane, N., Indalecio, G., Comesana, E., Aldegunde, M., García-Loureiro, A.J., Kalna, K.: Random Dopant, Line-Edge Roughness, and Gate Workfunction Variability in a Nano InGaAs FinFET. *IEEE Trans. Electron Devices* **61**(2), 466–472 (2014). DOI 10.1109/TED.2013.2294213
37. Seoane, N., Nagy, D., Indalecio, G., Espiñeira, G., Kalna, K., García-Loureiro, A.: A multi-method simulation toolbox to study performance and variability of nanowire fets. *Materials* **12**(15) (2019). DOI 10.3390/ma12152391
38. Vasileksa, D., Goodnick, S.M., Klimeck, G.: Computational Electronics: Semiclassical and Quantum Device Modeling and Simulation. CRC Press (2010). DOI 10.1201/b13776
39. Watling, J.R., Brown, A.R., Asenov, A., Svizhenko, A., Anantram, M.P.: Simulation of direct source-to-drain tunnelling using the density gradient formalism: Non-equilibrium greens function calibration. In: International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 267–270 (2002). DOI 10.1109/SISPAD.2002.1034569
40. Winstead, B., Ravaioli, U.: A coupled schrodinger/monte carlo technique for quantum-corrected device simulation. In: Device Research Conference. Conference Digest (Cat. No.01TH8561), pp. 169–170 (2001). DOI 10.1109/DRC.2001.937918
41. Wu, Y.S., Su, P.: Sensitivity of Gate-All-Around Nanowire MOSFETs to Process Variations – A Comparison With Multigate MOSFETs. *IEEE Trans. Electron Devices* **55**(11), 3042–3047 (2008). DOI 10.1109/TED.2008.2008012
42. Yoon, J.S., Rim, T., Kim, J., Meyyappan, M., Baek, C.K., Jeong, Y.H.: Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths. *J. Appl. Phys.* **105**(10), 102105 (2014). DOI 10.1063/1.4895030