Compact artificial neuron based on anti-ferroelectric transistor

Rongrong Cao

Institute of Microelectronics, Chinese Academy of Sciences

Xumeng Zhang

Frontier Institute of Chip and System, Fudan University

Sen Liu

Chinese Academy of Sciences

Jikai Lu

Chinese Academy of Sciences

Yongzhou Wang

National University of Defense Technology

Yang Yang

Chinese Academy of Sciences

Yize Sun

Chinese Academy of Sciences

Wei Wei

Chinese Academy of Sciences

Jianlu Wang

Fudan University

Hui Xu

National University of Defense Technology

Qingjiang Li

Qi Liu (✉ liuqi@ime.ac.cn)

Fudan University <https://orcid.org/0000-0001-7062-831X>

Article

Keywords: spiking neural networks, anti-ferroelectric field-effect transistor

Posted Date: October 1st, 2021

DOI: <https://doi.org/10.21203/rs.3.rs-927008/v1>

License: © ⓘ This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

Additional Declarations: There is **NO** Competing Interest.

Version of Record: A version of this preprint was published at Nature Communications on November 17th, 2022. See the published version at <https://doi.org/10.1038/s41467-022-34774-9>.

Compact artificial neuron based on anti-ferroelectric transistor

Rongrong Cao^{1,4}, Xumeng Zhang^{2,4}, Sen Liu^{1,4}, Jikai Lu³, Yongzhou Wang¹, Yang Yang³,
Yize Sun³, Wei Wei³, Jianlu Wang², Hui Xu¹, Qingjiang Li^{1*}, Qi Liu^{2*}

¹College of Electronic Science and Technology, National University of Defense Technology, Changsha 410073, China

²Frontier Institute of Chip and System, Fudan University, No. 2005 Songhu Road, Yangpu District, Shanghai 200438, China

³Key Laboratory of Microelectronic Devices & Integrated Technology Institute of Microelectronics, Chinese Academy of Sciences, No. 3 Beitucheng West Road, Chaoyang District, Beijing 100029, China

⁴These authors contributed equally: Rongrong Cao, Xumeng Zhang and Sen Liu

*Corresponding author. E-mail: qingjiangli@nudt.edu.cn, qi_liu@fudan.edu.cn

Abstract

Neuromorphic machines based on spiking neural networks (SNNs) provide a more fascinating platform over traditional computers on building energy-efficient intelligent systems, in which spiking neuron are pivotal components. Recently, memristive neurons, with promising bio-plausibility and density, have been developed, but with limited reliability or bulky capacitors for integration or additional circuits for reset. Here, we propose a novel anti-ferroelectric field-effect transistor (AFeFET) neuron based on the inherent polarization and depolarization of $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$ anti-ferroelectric film to meet these challenges. In this neuron, the intrinsic polarization accumulation effect in the $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$ film increases the channel current of AFeFET gradually, which implements the integration feature of the neuronal membrane and avoids using external capacitors. Also, the spontaneous depolarization effect in AFeFET emulates the leaky behavior of neurons, saving the hardware overhead of neuron circuits by getting rid of external reset circuits. Moreover, the AFeFET neuron exhibits other comprehensive merits, such as low energy

consumption (37 fJ/spike), excellent endurance ($>10^{12}$), high uniformity and high stability. Using such an AFeFET neuron, we further construct a two-layer fully ferroelectric (784×400×10) SNN combining established FeFET synapse, achieving 96.8% recognition accuracy on *MNIST* datasets. This work opens the way to emulate spiking neurons with anti-ferroelectric materials and provides a more competitive approach to build high efficient neuromorphic hardware systems.

Introduction

In the past few decades, neuromorphic computing, mimicking the human brain's architecture and operation with electronic devices, has attracted great interest due to its high biomimetic and high energy efficiency¹⁻³. Artificial neurons are the core components of neuromorphic computing implementation, emulating biological neurons functions of potential accumulation and firing^{4,5}. For the hardware implementation of neurons, hardware overhead, energy efficiency, reliability are the critical evaluation criteria^{5,6}. Yet, current hardware demonstrations of neurons struggle to satisfy these key metrics simultaneously.

Generally, the complementary metal-oxide-semiconductor (CMOS) circuit is the most mature and stable scheme for emulating biological neurons. Nevertheless, due to the lack of intrinsic biological resemblance and the complexity of circuits, CMOS neurons face many challenges in density or energy efficiency⁷⁻⁹. Recently, various emerging devices have been extensively explored to emulate biological neurons benefiting from their biological resemblance and scalability. Memristive neurons have triggered the most interests among them, including redox memristors¹⁰⁻¹³, Mott memristors¹⁴⁻¹⁹, phase-change memristors (PCM)²⁰⁻²², magnetic random access memory (MRAM)^{23,24}, etc. These neurons utilize the gradual switching of conductance to mimic membrane potential evolution, successfully emulating essential biological neuron functions with low hardware cost. However, high electroforming voltage and limited reproducibility due to temporal and spatial variations are

still open questions²⁵. In addition, capacitors are usually needed to realize the integration in memristive neurons, which limits their practical applications in large-scale neuromorphic computing systems. In the very recent research, novel ferroelectric polarization-based neurons are proposed and experimentally demonstrated²⁶⁻³⁰. They utilize gradual polarization to mimic the integration process of biological neurons without additional capacitors. Moreover, polarization is the intrinsic property of ferroelectric materials, which is recognized to be reproducible, reliable, and energy-efficient^{27,31}. These features are promising to implement excellent neurons. However, ferroelectric devices are nonvolatile, and thus need a feedback path²⁶⁻²⁸ or a special design of ferroelectric layer^{29,30} to achieve spontaneous reset after firing. The feedback path will increase the hardware cost and energy consumption of neuron implementation. In addition, it will increase the complexity of the operation, as each new input must wait for the completion of the previous reset process, especially in the system with a rate coding scheme. Thus, demonstrating an ideal electronic device that processes advanced and balanced neuronal performance without additional capacitors and reset feedback path deserves more attention.

In this work, for the first time, we report a leaky integrate-and-fire (LIF) neuron based on a CMOS-compatible AFeFET. The intrinsic polarization/depolarization processes of the $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$ AFeFET successfully emulate the integrate/leaky neuronal functions without any capacitors and reset peripheral circuits. Furthermore, attributing to the plentiful merits of ferroelectric materials, AFeFET neuron exhibits many superiorities: electroforming-free, ultra-low energy consumption (37 fJ/spike), high endurance ($>10^{12}$), small cycle-to-cycle variation (as low as 3.93%) and device-to-device variations (7.57%). Also, we present that the temporal integration speed in such an AFeFET neuron depends on the intensity of postsynaptic potential, illustrating the fundamental features for performing classification tasks. Subsequently, we demonstrate a two-layer SNN with full-ferroelectric architecture

for learning and recognizing the *MNIST* datasets by simulation, obtaining 96.8% recognition accuracy comparable to ideal neurons. These results demonstrate that the proposed AFeFET neuron is a competitive candidate for constructing neuromorphic systems.

Results

Volatile AFeFET as LIF neurons

Figure 1a shows the architecture and processing model of biological neurons. In specific, neuronal dendrites receive input spike information from pre-neurons and transmit it to soma. Then soma integrates information and triggers an action potential when the membrane potential reaches a threshold value. The axon transmits the generated action potentials to post-neurons, and the membrane potential depolarizes to a resting state⁵. The increase/decrease of membrane potential corresponds to the opening or shutting of Na^+/K^+ channels, corresponding to three stages in Fig. 1b. Here, the dynamic process of membrane potential can be mimicked vividly by the intrinsic polarization/depolarization of anti-ferroelectric (AFE) materials. Under a silent state, AFE materials have spontaneous polarizations, but the orientations of adjacent dipoles are opposite, resulting in zero net macroscopic remanent polarization, as shown in the insert of Fig. 1c. However, the dipoles can be aligned by sufficient electric field, and the phase switches from AFE to ferroelectric (FE)³². Usually, the electric field-induced FE phase is not stable, which will recover to AFE phase when the electric field is released. Thus, AFE materials exhibit volatile characteristics and representative double hysteresis ($P_r \approx 0$ at 0 MV/cm) as shown in Fig. 1c. We establish the dynamic relation between the intrinsic volatile characteristic of AFE and integrate/leaky neuronal functions by constructing an AFeFET, which is integrated by an AFE capacitor ($\text{TiN}/\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2/\text{TiN}$) and a MOSFET (see *Methods* for the details of fabrication processes), as shown in the inset of Fig. 1d. Fig. 1d shows that the typical transfer characteristic of AFeFET exhibits volatility, which differs from that of nonvolatile FeFET

at $V_G=0$ (Supplementary Fig. 1).

The volatility of AFeFET emulates the self-recovery of biological neurons, which helps avoid external peripheral reset circuits. Furthermore, the AFeFET device is electroforming-free, which saves an additional high voltage forming circuit. In order to investigate the LIF function of AFeFET, continuous gate pulses (100 μ s width, 100 μ s interval, 1.5 V amplitude) representing postsynaptic potentials are applied to the gate of the AFeFET. The corresponding drain current (I_d) representing the membrane potential demonstrates replicable LIF behavior under gate pulse trains (Fig. 1e). The I_d increases under the excitatory spike trains and the neuron fires when I_d reaches a threshold (1 μ A). After firing, I_d decreases spontaneously, and the channel switches off in a millisecond of free time eventually, which means the AFeFET neuron recovers and gets prepared for the next firing. Thanks to these merits of the AFeFET, only one AFeFET device is enough to emulate the integration and recovery process of neurons.

Device characteristics and mechanism of the AFeFET

In this work, the volatile characteristics of the AFeFET neuron are dominated by the composition of zirconium in $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ film. The $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ exhibits paraelectric-FE-AFE transition with increasing the concentration of zirconium element (0%-100%) (Supplementary Fig. 2). Actually, HfO_2 and ZrO_2 exhibit very similar physical and chemical properties, such as crystal phases, lattice parameters except the dielectric properties. The pure HfO_2 shows linear dielectric characteristics under electric field due to the centrosymmetric monoclinic structure³³. The FE properties occur with the increasing zirconium content in doped HfO_2 , which is induced by the existence of a non-centrosymmetric *o*-phase structure. The hafnium-rich ferroelectric $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ oxides exhibit nonvolatility³⁴⁻³⁶, thus generally serve as memory materials. With further increasing the zirconium content, the volatile AFE properties occur in zirconium-rich $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$

oxides. The polarization of AFE can be triggered by an electric field and increases under a higher electric field. But it can still revert to the initial state as the applied electric field is removed (Supplementary Fig. 3). Usually, the polarization of AFE can be ascribed to the phase transition from AFE to FE phase under the influence of electric field. The electric field-induced phase transition is always accompanied by a large-volume change³⁷. When the electric field is released, the induced FE phase will recover to the AFE phase due to the strains resulting from volume expansion^{35,38,39}. As a result, the zirconium-rich $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ oxides exhibit intrinsic volatility. This is the charm of AFE materials used for constructing artificial neurons.

Figures 2a and 2b show the plane structure and the detailed cross-sectional image of the AFeFET neuron. According to these images, the structure of the AFeFET neuron can be observed clearly, in which an AFE capacitor (yellow square) integrates on the gate of a conventional MOSFET. The energy-dispersive X-ray spectroscopy (EDS) mapping and line scan EDS were performed to further identify the elements and structure of AFeFET (Fig. 2c and 2d). The thickness of $\text{TiN}/\text{Hf}_x\text{Zr}_{1-x}\text{O}_2/\text{TiN}$ is 40 nm/10 nm/40 nm, and the interfaces of all layers are clean and flat. In addition, the Hf, Zr, Ti, N, W elements distribute uniform and are free of inter-diffused. Then we focus on investigating the characteristics of AFE layer due to its dominant role in neuronal behavior. The composition of AFE layer is controlled by alternate deposition (one cycle HfO_2 and four cycles ZrO_2), and is confirmed (hafnium: zirconium $\approx 1: 4$) by the peak areas and the relative sensitivity factors in X-ray photoelectron spectroscopy (XPS) results (Supplementary Fig. 4). The high-resolution transmission electron microscopy (HRTEM) image for the details of the AFE films is presented in Fig. 2e. The polycrystalline nature and the lattice fringes of different crystals can be observed clearly. Fig. 2f and 2g depict the crystal structure and corresponding fast Fourier transform (FFT) image of the white square area in Fig. 2e. The relative angle and

distance between two lattice planes and diffraction spots indicate the existence of [0-10]-oriented AFE tetragonal $P4_2/nmc$ phase. In addition, the arrangement of zirconium atoms (green dots) is very regular, and the relative angle and lattice constants are measured directly as 55.6° , 3.49 Å, and 3.2 Å, respectively. These zirconium atoms parameters match the atomic model of [0-10]-oriented plane of tetragonal $P4_2/nmc$ phase exactly in Supplementary Fig. 5. These results confirm the existence of t -phase in AFE films, which is the foundation of the AFeFET neuron.

In order to demonstrate the dynamic of AFeFET neuron, the mechanism is shown in Fig. 2h, which is related to the transformation between AFE and FE domains. At stage 1, several input pulses as postsynaptic signals are applied to the gate of AFeFET neuron, and the electric field-induced FE orthorhombic phase (o -phase) domains nucleate, which transform from AFE tetragonal phase (t -phase) domains under the gate pulse stimuli. The polarized charges accumulate in the AFE layer and modulate the channel resistance of MOSFET, resulting in the I_d begins stepping up gradually. This process is just as the small portion of Na^+ channels opening. With further applying gate pulses, it comes to stage 2, at which the electric field-induced FE o -phase domains grow and expand. As a result, more attracted electrons accumulate in the channel of AFeFET, and the I_d increases greatly, corresponding more Na^+ channels opening. Once the I_d surpasses the threshold, the AFeFET neuron would fire. After firing, the electric field-induced FE o -phase domains transform back to AFE t -phase domains due to the release of gate pulse. Consequently, the attracted electrons discharge and the channel of AFeFET switches off, indicating the AFeFET neuron returns to resting potential (stage 3). This process corresponds to the opening of K^+ channels in biological neurons. Then, the AFeFET neuron fires again under another gate pulse stimuli. This repeatable and stable electric field-induced phase transition accounts for the intrinsic neuronal resemblance of AFeFET. The atomic-scale phase transition between t -phase and

o-phase under the influence of electric field has been observed clearly by S. Lombardo et al. via *in-situ* HRTEM³⁹.

To present the gradual electric field-induced phase transition of AFE *t*-phase, we investigate the tendencies of I_d under continuous gate pulses. Figure 2i shows the tendencies of I_d under different gate pulse amplitude, while the gate pulse interval and width are fixed to 100 μ s, respectively. Under the first 20 continuous gate pulse stimuli, an obvious integration process of I_d can be observed. This resulted from the gradual formation of electric field-induced *o*-phase, which induces the electrons accumulation in the channel of AFeFET. The gate pulses with larger amplitude result in more *o*-phase domains formation and quicker growth of I_d . With further gate pulse stimuli, the reversible domains tend to reach a saturation regime. This represents the dynamic balance between the electric field-induced phase transition and the recovery of the AFE *t*-phase, and the I_d does not increase anymore. Compared between stimuli with different amplitudes, it is clearly that the higher pulse amplitude will lead to faster growth speed and a larger saturation value of I_d , which is because that more AFE *t*-phase domains can be switched to FE *o*-phase domains. Noting that a similar tendency of I_d can be observed under different gate pulse intervals and widths, as illustrated in Supplementary Fig. 6. Input stimuli pulses with shorter pulse intervals or wider widths induce faster integration speed and larger saturation value of I_d . In all cases, the I_d increases gradually and then tends to saturate corresponds to the gradual electric field-induced phase transition and saturation processes of AFE *t*-phase. In addition, the tendencies of I_d also illustrate the intrinsic plasticity of neurons⁴⁰, demonstrating that the AFeFET has high potentiality for hardware implementation of artificial LIF neurons.

Neuronal characteristics of the AFeFET

To investigate the strength-modulated integration process of AFeFET neurons, we apply gate pulse stimuli with different amplitudes and widths to implement LIF neuron

functions, as shown in Fig. 3a and 3b. As the input pulse intensity (amplitude/width) increasing, the AFeFET neuron needs fewer input spikes to reach the threshold (1 μ A), which indicates a higher firing rate under stronger stimuli strength. This is because more electric field-induced *o*-phases are formed under stronger pulse intensity, resulting in faster charge integration speed. Correspondingly, a higher I_d of the AFeFET neuron needs longer time to leak (Supplementary Fig. 7), which could be clarified as adaptive recovery. To further study how the leaky behavior influences the integration process, we measure the I_d under gate pulse stimuli with different intervals (50 μ s-600 μ s), as shown in Fig. 3c. As the interval increasing, more input pulses are needed to integrate the I_d to reach the threshold value. This is because that more charges are released during the free interval time, and more input pulses are required to compensate for that. It is worth noting that, when the interval time is wider enough, the I_d cannot reach the threshold anyway. This feature represents the filtering capability of the neuron for weaker input signals, which is important in biological systems and neuromorphic systems⁴¹. To further evaluate the stability of the AFeFET neuron, we extract the statistical data of input spike numbers for firing as a function of input amplitudes, as shown in Fig. 3d. The firing event needs fewer input spikes and tends to be more stable as the stimuli intensity increasing. This phenomenon exhibits that the AFeFET neuron performs high precision computation under enough stimuli intensity, which is favorable for performing high precision tasks. A similar relationship between input spike numbers for firing and pulse widths (or intervals) is observed, as shown in Fig. 3e and 3f, respectively. To directly present the stability of the AFeFET neuron, we calculate the standard deviation (σ) of integration pulse number under each stimuli condition and label them out in Fig. 3d-3f. Furthermore, the cycle-to-cycle variation is calculated by dividing standard deviation (σ) by mean value (μ). The lowest variation (3.93%) between cycles is obtained under 1.7 V gate pulse amplitude, 50 μ s interval, and 100 μ s width. It should be

noted that optimizing the gate pulse parameters may further enhance the uniformity between cycles. These results demonstrate that the AFeFET neurons can successfully emulate the strength-modulated spike frequency characteristics of biological neurons with high stability, making the AFeFET neurons extremely capable of carrying out the classification tasks^{11,42}.

To further access the compatibility of the AFeFET neuron for implementing unsupervised learning, we investigated the lateral inhibitory property. During the accumulation of AFeFET neuron membrane potential, the excitability will be inhibited immediately when the AFeFET neuron receives inhibitory stimuli from adjacent neurons, as shown in Supplementary Fig. 8a and 8b. Moreover, the AFeFET neuron needs more excitatory inputs for the next firing under stronger lateral inhibition intensity (Supplementary Fig. 8c). This behavior is similar to the suppressive phenomenon in biological neurons between each other, which is valuable for performing competitive learning tasks.

For artificial neurons, low energy consumption, high endurance, and high reliability are critical merits. To investigate the energy consumption of the AFeFET neuron, we performed a systematic analysis under different input pulse parameters and threshold values, as shown in Fig. 3g (extracted from Supplementary Fig. 9). The lowest energy consumption of 37 fJ/per spike can be obtained under the 50 nA threshold, 1 μ s pulse width, and 1 μ s pulse interval. Furthermore, the energy consumption decreases remarkably as the threshold and pulse width (interval) decrease. Thus, it is reasonable to infer that the energy consumption can be further reduced by decreasing the threshold and pulse width (interval). Moreover, the AFeFET neurons demonstrate considerable repeatability. Supplementary Fig. 10a shows 5×10^5 stable firing cycles of the AFeFET neuron without any significant deterioration. In order to speed up the measurement, the AFE MIM structure, which is the endurance bottleneck of AFeFET, is measured for higher endurance (10^{12} cycles)

(Supplementary Fig. 10b). Based on the endurance measurements above, it is reasonable to believe the AFeFET neuron could support more than 10^{12} firing events (Fig. 3h). Fig. 3i shows the histograms of input spike numbers for firing, which are collected from 100 firing activities of each AFeFET neuron. The required pulse number for firing is concentrated nearby 12, and the device-to-device variation is calculated to be as low as 7.57%. This variation is extracted from 500 firing activities in 5 AFeFET neurons. As we claimed before, the uniformity could be further enhanced by optimizing the gate pulse parameters. These results indicate that the AFeFET neuron has high uniformity and great potential in large-scale applications. For clearly presenting the comprehensive merits of our AFeFET neuron, a benchmark comparison with other typical neurons based on emerging devices is summarized in Table 1. Considering the energy consumption, endurance, and hardware overhead, which are the critical evaluation criteria of the artificial neurons, the AFeFET neuron exhibits the most attractive performances.

Network-level performance of AFeFET neuron

We have demonstrated that the AFeFET neurons can provide better energy efficiency and higher uniformity compared to the other neurons based on emerging devices. It is also essential to evaluate the network-level performance using the AFeFET neuron for the hardware implementation of SNNs. Subsequently, we construct a two-layer SNN ($784 \times 400 \times 10$) for classifying *MNIST* datasets, as shown in Fig. 4a. In this network, we adopt a time-to-first-spike coding method, in which all input neurons fire exactly one spike per stimulus, but the firing order carries information. A larger input corresponds to an earlier spike of the neuron. In the output layer, the first fired neuron determines the class of stimulus. As soon as one of the output neurons fires, the network assigns the corresponding category to the input, and the inference process stop. Thus, such a coding scheme is much more suitable for hardware implementation. The right panel of Fig. 4a presents the proposed

hardware implementation of the network based on FeFET synapses and AFeFET neurons. During inference, the input signal is applied to the gates of FeFET synapses (WLs), pulse-width modulators (PWMs) collect current on source lines (SLs) and convert to pulses with fixed amplitude and various widths. The outputs of PWMs serve as postsynaptic potentials and be applied to the gates of AFeFET neurons for performing the integration process. Then, we train such a network to learn *MNIST* datasets for illustrating the feasibility. During training, we adopt a supervised temporal backpropagation algorithm proposed by Kheradpisheh⁴³. Figure 4b shows the training results with the AFeFET neurons under 1 μA threshold, achieving $\sim 95\%$ recognition accuracy. These results demonstrate that our AFeFET neurons have great potential to be used for fabricating SNNs chips.

During training, the threshold value determines the number of integrated inputs (the number of membrane states) and thus affects the network performance. Then, the relation between the threshold value and network performance is further investigated as shown in Fig. 4c. It is noting that the recognition accuracy is related to the threshold, with the highest 96.8% accuracy⁴³ under the 2 μA threshold, which is nearly identical to ideal IF neurons. Nonetheless, the inference time increases with increasing the threshold value because more integration number is required to trigger neuron firing at higher threshold cases. Thus, there should be a trade-off between recognition accuracy and inference time, and an appropriate threshold value should be selected to balance the network performance in practical applications. Fortunately, the network can still achieve high accuracy ($>86\%$) even at a threshold value low to 62.5 nA, which is favorable for applications that need faster inference time but not rigorous accuracy. As we claimed before, the threshold also affects the energy consumption of the neuron, which is the key parameter for SNNs chip applications. We extract the spike number and energy consumption of the neurons in the system with different training thresholds to evaluate this feature, as shown in Fig. 4d. When the threshold is higher

than $0.125\ \mu\text{A}$, the spike number in the hidden layer (2nd layer) decreases with increasing the threshold. This is because the hidden neurons with a higher threshold are hard to fire. On the contrary, we observe that the total energy consumption of neurons decreases as the threshold decreases. When the threshold reduces to $62.5\ \text{nA}$, the spike number abruptly decreases to be less than 100. This is because under a low threshold value, the winner neuron in the output layer fires earlier and the network could finish the inference process faster. In that case, only a minority of neurons in the hidden layers fire, and thus the total neurons consume less energy. These results demonstrate that decreasing the threshold supports fast inference speed and could greatly decrease the energy consumption of hardware neurons. In addition, device variation is another important parameter in practical applications. Figure 4e presents the inference accuracy under various device variations after training under the $1\ \mu\text{A}$ threshold. As the red dots are shown, the inference accuracy only decreases 1% even the variation increases to $\pm 16.7\%$, illustrating nearly no network performance degradation. These results further demonstrate that the proposed AFeFET neuron is suitable for performing SNNs tasks and has great potential for the hardware implementation of SNNs chips.

Discussion

SNNs, inspired by the human brain, are powerful platforms for enabling low-power event-driven neuromorphic hardware. In SNNs, spiking neurons are the key units that enable ‘spikes’, which exchange information through connected plastic synapses. With rich physical dynamics, memristive devices are considered promising devices to emulate spiking neurons. However, the high energy consumption or limited reliability hinders the applications of memristive neurons in neuromorphic computing.

In this work, we demonstrated a leaky integrate-and-fire neuron based on an AFeFET for the first time. The dynamic relationship between the intrinsic polarization/depolarization

process of the $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$ AFeFET and integrate/leaky neuronal functions are successfully built. The AFeFET neuron features CMOS-compatible, tunable firing frequency, ultra-low hardware cost (no capacitance and additional reset circuit), ultra-low energy consumption (37 fJ/spike), high endurance ($>10^{12}$), and high uniformity among different cycles and devices, showing advanced overall performances compared with emerging devices-based neurons in literature. To verify the feasibility of the neuron, we constructed a two-layer SNN combined with FeFET synapses, achieving high recognition accuracy (96.8%), low energy consumption, and high robustness on *MNIST* datasets. These results demonstrate that the AFeFET neuron is a promising candidate for constructing high-efficient SNN systems and may promote the industrial landing of neuromorphic machines based on anti-ferroelectric materials.

Methods

Sample fabrication

The fabrication processes of AFeFET neuron devices are as follows: 1) After ultraviolet lithography and lift-off process, the bottom electrode TiN (40 nm) was deposited on the gate terminal of the NMOS transistor by ion beam sputtering. The NMOS transistor was fabricated by 0.18 μm CMOS technology. 2) And then, 10 nm $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$ AFE thin films were deposited on 40 nm-thick TiN bottom electrode by atomic layer deposition (ALD) process at 280 °C substrate temperature. The $\text{Hf}[\text{N}(\text{C}_2\text{H}_5)\text{CH}_3]_4$, $\text{Zr}[\text{N}(\text{C}_2\text{H}_5)\text{CH}_3]_4$ and H_2O were used as hafnium precursor, Zr precursor and oxygen source, respectively. The hafnium/zirconium ratio was controlled by alternate deposition of one cycle HfO_2 and four cycles ZrO_2 . 3) Then after the ultraviolet lithography process, 40nm-thick TiN was grown by an ion beam sputtering system and served as the top electrode. After the lift-off process, $25 \times 25 \mu\text{m}^2$ TiN top electrode was released. The two-terminal metal-insulator-metal

structure was integrated on the gate of the NMOS transistor. 4) The fabricated device was annealed for 30 seconds at 500 °C in nitrogen atmosphere to crystallize.

Measurement method

The element ratio is confirmed by X-ray photoelectron spectroscopy (ESCALAB 250Xi). The cross-section TEM, high-resolution TEM, energy dispersive spectroscopy and crystal structure were analyzed by transmission electron microscopy (FEI Tecnai TF-20, UK). The DC mode is measured by Agilent B1500 semiconductor parameter analyzer. A B1530A fast measurement unit module was used for generating the voltage pulse and measure the response current at the same time. Capacitance-electric field (C-E) tests are performed with 10 kHz AC probing frequency and 30 mV amplitude by Agilent B1500.

SNN simulation method

In this work, we use time-to-first-spike time coding to encode the input image into a sparse spike train. Each pixel of the input image is encoded into a single spike whose spiking time is inversely proportional to its pixel value. The dense input corresponds to earlier spiking time. And each input pixel will only generate one spike, resulting in sparser spike train than the rate coding method and significantly reducing energy consumption in hardware implementation. We constructed a $784 \times 400 \times 10$ fully ferroelectric SNN for *MNIST* recognition based on such a coding method. FeFET synapses were considered during training, whose conductance was between 5 μS and 60 μS according to the experimental data in Ref.44. The neuron parameters were extracted from Fig. 3d and 3f. We calculated the energy consumption regarding the data in Fig. 3g under 1 μs . When the neuron reaches the firing threshold, it will emit a spike to the subsequent layer. After emitting a spike, neurons will remain resting state until the end of the time window. In the output layer, the first spiking neuron determines the network decision. The simulation time steps are set to 256, where the time length of each time step is the read spike time length of

the device (1 μ s). The neuron threshold varies from 62.5 nA to 2 μ A, the leakage time constant is 300 μ s, and the device variation is 10%. Before training, the synapse weights are initialized randomly. In the training process, the target firing time of the correct output neuron is the earliest time that all neurons fire, and the target firing time of other neurons is set to be later than the earliest firing time. According to the defined error function, synapses of the fired neuron before the actual firing time will be updated. In order to update the weights of the hidden layer, a backpropagation algorithm is used to calculate the error of the hidden layer⁴³. During training, all time steps need to calculate the error function. In the inference process, the recognition result is obtained when the first spike is generated in the output layer, so there is no need to perform the later time step. Fewer time steps mean lower recognition latency and less energy consumption. By adjusting the neuron's threshold, the spike generation time can be adjusted, resulting in the adjustable recognition speed and energy consumption with acceptable accuracy loss.

Data availability

The data that support the plots within this article and other findings of this study are available from the corresponding author upon reasonable request.

References

1. Silver, D. et al. Mastering the game of Go with deep neural networks and tree search. *Nature* **529**, 484-489, (2016).
2. Zhang, W. et al. Neuro-inspired computing chips. *Nat. Electron.* **3**, 371-382, (2020).
3. Merolla, P. A. et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. *Science* **345**, 668-673, (2014).
4. Kandel, E. R. et al. *Principles of Neural Science*. (McGraw-Hill, 2000).
5. Zhu, J. et al. A comprehensive review on emerging artificial neuromorphic devices. *Appl. Phys. Rev.* **7**, 011312, (2020).
6. Wang, Z. et al. Resistive switching materials for information processing. *Nat. Rev. Mater.* **5**, 173-195, (2020).

7. Indiveri, G. et al. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. *IEEE Trans. Neural Netw.* **17**, 211-221, (2006).
8. Indiveri, G. et al. Neuromorphic silicon neuron circuits. *Front. Neurosci.* **5**, 73, (2011).
9. Sourikopoulos, I. et al. A 4-fJ/spike artificial neuron in 65 nm CMOS technology. *Front. Neurosci.* **11**, 123, (2017).
10. Wang, Z. et al. Fully memristive neural networks for pattern classification with unsupervised learning. *Nat. Electron.* **1**, 137-145, (2018).
11. Zhang, X. et al. An artificial neuron based on a threshold switching memristor. *IEEE Electron Device Lett.* **39**, 308-311, (2018).
12. Wang, Z. et al. Capacitive neural network with neuro-transistors. *Nat. Commun.* **9**, 3208, (2018).
13. Lee, D. et al. Various threshold switching devices for integrate and fire neuron applications. *Adv. Electron. Mater.* **5**, 1800866, (2019).
14. Zhang, X. et al. Experimental demonstration of conversion-based SNNs with 1T1R Mott neurons for neuromorphic Inference. in *2019 IEEE International Electron Devices Meeting (IEDM)* 6.7.1-6.7.4, (2019).
15. Bo, Y. et al. NbO₂ memristive neurons for burst-based perceptron. *Adv. Intell. Syst.* **2**, 2000066, (2020).
16. Jerry, M. et al. Ultra-low power probabilistic IMT neurons for stochastic sampling machines. in *2017 Symposium on VLSI Circuits* T186-T187, (2017).
17. Yi, W. et al. Biological plausibility and stochasticity in scalable VO₂ active memristor neurons. *Nat. Commun.* **9**, 4661, (2018).
18. Stoliar, P. et al. A leaky-integrate-and-fire neuron analog realized with a Mott insulator. *Adv. Funct. Mater.* **27**, 1604740, (2017).
19. Pickett, M. D. et al. A scalable neuristor built with Mott memristors. *Nat. Mater.* **12**, 114-117, (2013).
20. Tuma, T. et al. Stochastic phase-change neurons. *Nat. Nanotechnol.* **11**, 693-699, (2016).
21. Cobley, R. A. et al. A self-resetting spiking phase-change neuron. *Nanotechnology* **29**, 195202, (2018).
22. Wright, C. D. et al. Beyond von-neumann computing with nanoscale phase-change memory devices. *Adv. Funct. Mater.* **23**, 2248-2254, (2012).
23. Sengupta, A. et al. Magnetic tunnel junction mimics stochastic cortical spiking neurons. *Sci. Rep.* **6**, 30039, (2016).

24. Wu, M.-H. et al. Extremely compact integrate-and-fire STT-MRAM neuron: a pathway toward all-spin artificial deep neural network. in *2019 Symposium on VLSI Technology* T34-T35, (2019).
25. Li, Y. et al. Anomalous resistive switching in memristors based on two-dimensional palladium diselenide using heterophase grain boundaries. *Nat. Electron.* **4**, 348-356, (2021).
26. Dutta, S. et al. Biologically plausible ferroelectric quasi-leaky integrate and fire neuron. in *2019 Symposium on VLSI Technology* T140-T141, (2019).
27. Dutta, S. et al. Supervised learning in all FeFET-based spiking neural network: opportunities and challenges. *Front. Neurosci.* **14**, 634, (2020).
28. Wang, Z. et al. Experimental demonstration of ferroelectric spiking neurons for unsupervised clustering. in *2018 IEEE International Electron Devices Meeting (IEDM)* 13.13.11-13.13.14, (2018).
29. Chen, C. et al. Bio-inspired neurons based on novel leaky-FeFET with ultra-low hardware cost and advanced functionality for all-ferroelectric neural network. in *2019 Symposium on VLSI Technology* T136-T137, (2019).
30. Luo, J. et al. Capacitor-less stochastic leaky-FeFET neuron of both excitatory and inhibitory connections for SNN with reduced hardware cost. in *2019 IEEE International Electron Devices Meeting (IEDM)* 6.4.1-6.4.4, (2019).
31. Salahuddin, S. et al. The era of hyper-scaling in electronics. *Nat. Electron.* **1**, 442-450, (2018).
32. Hao, X. et al. A comprehensive review on the progress of lead zirconate-based anti-ferroelectric materials. *Prog. Mater. Sci.* **63**, 1-57, (2014).
33. Sang, X. et al. On the structural origins of ferroelectricity in HfO₂ thin films. *Appl. Phys. Lett.* **106**, 162905, (2015).
34. Muller, J. et al. Ferroelectricity in simple binary ZrO₂ and HfO₂. *Nano Lett.* **12**, 4318-4323, (2012).
35. Park, M. H. et al. Ferroelectricity and antiferroelectricity of doped thin HfO₂-based films. *Adv. Mater.* **27**, 1811-1831, (2015).
36. Müller, J. et al. Ferroelectric Zr_{0.5}Hf_{0.5}O₂ thin films for nonvolatile memory applications. *Appl. Phys. Lett.* **99**, 112901, (2011).
37. Zhang, S.-T. et al. High-strain lead-free anti-ferroelectric electrostrictors. *Adv. Mater.* **21**, 4716-4720, (2009).
38. Pan, W. et al. Field-forced antiferroelectric-to-ferroelectric switching in modified lead zirconate titanate stannate ceramics. *J. Am. Ceram. Soc.* **72**, 571-578, (1989).

39. Lombardo, S. et al. Atomic-scale imaging of polarization switching in an (anti-)ferroelectric memory material: zirconia (ZrO_2). in *2020 IEEE Symposium on VLSI Technology* 1-2, (2020).
40. Baek, E. et al. Intrinsic plasticity of silicon nanowire neurotransistors for dynamic memory and learning functions. *Nat. Electron.* **3**, 398-408, (2020).
41. Khan, A. I. et al. The future of ferroelectric field-effect transistor technology. *Nat. Electron.* **3**, 588-597, (2020).
42. Burkitt, A. N. A review of the integrate-and-fire neuron model: I. Homogeneous synaptic input. *Biol. Cybern.* **95**, 1-19, (2006).
43. Kheradpisheh, S. R. & Masquelier, T. Temporal backpropagation for spiking neural networks with one spike per neuron. *Int. J. Neural Syst.* **30**, 2050027, (2020).
44. Jerry, M. et al. Ferroelectric FET analog synapse for acceleration of deep neural network training. in *2017 IEEE International Electron Devices Meeting (IEDM)* 6.2.1-6.2.4, (2017).
45. Li, Y. et al. High-uniformity threshold switching HfO_2 -based selectors with patterned Ag nanodots. *Adv. Sci.* **7**, 2002251, (2020).
46. Song, J. et al. Effects of liner thickness on the reliability of AgTe/TiO_2 -based threshold switching devices. *IEEE Trans. Electron Dev.* **64**, 4763-4767, (2017).
47. Jeonghwan, S. et al. Threshold selector with high selectivity and steep slope for cross-point memory array. *IEEE Electron Device Lett.* **36**, 681-683, (2015).
48. Grisafe, B. et al. Performance enhancement of Ag/HfO_2 metal ion threshold switch cross-point selectors. *IEEE Electron Device Lett.* **40**, 1602-1605, (2019).
49. Chen, A. et al. Multi-functional controllable memory devices applied for 3D integration based on a single niobium oxide layer. *Adv. Electron. Mater.* **6**, 1900756, (2019).
50. Lin, C.-Y. et al. A high-speed MIM resistive memory cell with an inherent vanadium selector. *Appl. Mater. Today* **21**, 100848, (2020).
51. Kang, M. & Son, J. Off-state current reduction in NbO_2 -based selector device by using TiO_2 tunneling barrier as an oxygen scavenger. *Appl. Phys. Lett.* **109**, 202101, (2016).
52. Sebastian, A. et al. Computational phase-change memory: beyond von Neumann computing. *J. Phys. D: Appl. Phys.* **52**, 443002, (2019).
53. Dorrance, R. et al. Scalability and design-space analysis of a 1T-1MTJ memory cell for STT-RAMs. *IEEE Trans. Electron Dev.* **59**, 878-887, (2012).

54. Vincent, A. F. et al. Spin-transfer torque magnetic memory as a stochastic memristive synapse for neuromorphic systems. *IEEE Trans. Biomed. Circuits Syst.* **9**, 166-174, (2015).
55. Wang, K. et al. Reconfigurable codesign of STT-MRAM under process variations in deeply scaled technology. *IEEE Trans. Electron Dev.* **62**, 1769-1777, (2015).
56. Cao, R. R. et al. Effects of capping electrode on ferroelectric properties of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films. *IEEE Electron Device Lett.* **39**, 1207-1210, (2018).

Acknowledgments

This work was supported by the National Key R&D Program of China under Grant No. 2018YFA0701500, the National Natural Science Foundation of China under Grant Nos. 62004220, 62004219, 62074166, 61974164, 61804181, 61825404, 61732020, 61821091, and 61851402, the Strategic Priority Research Program of the Chinese Academy of Sciences under Grant XDB44000000 and the China Postdoctoral Science Foundation under Grant No. 2020M681167. The authors thank the valuable discussion from W. Wang, X. Li with National University of Defense Technology, Y. Li and Z.H. Wu with University of Chinese Academy of Sciences.

Author contributions

R.R.C. and X.M.Z. designed the experiments. R.R.C., X.M.Z. and Y.Z.S. designed and fabricated the AFeFET devices. R.R.C. carried out the electrical experiments. X.M.Z., J.K.L. and Y.Z.W. conducted the simulation. R.R.C., Y.Y. and W.W. carried out the TEM and EDS test. S.L., J.L.W and Q.L. assisted with data analysis and interpretation. R.R.C., X.M.Z. and S.L. co-wrote the manuscript. All authors discussed the results and revised the manuscript. Q.J.L and Q.L. supervised the research.

Additional information

Supplementary information accompanies this paper at...

Competing interests

The authors declare no competing interests.

Figures

Fig. 1. Leaky integrate-and-fire dynamic of biological neuron vs AFeFET artificial

neurons. **a** The architecture and processing model of biological neurons. External information is perceived by dendrites and then transmitted to the soma for processing. When the membrane potential surpasses a threshold value, an action potential can be generated and transmitted to post-neurons through the axon. **b** The integrate and fire dynamics of a biological neuron. With the signal received by dendrites and transmitted to soma, few Na^+ channels are activated, and the membrane potential goes up gradually (stage 1). As the further signal is received, more Na^+ channels are activated quickly, and a large amount of Na^+ flows inside the membrane, inducing the membrane potential goes up rapidly (stage 2). Once the membrane potential exceeds a certain threshold, it decreases due to the inactivation of Na^+ channels and the opening of K^+ channels (stage 3). **c** The representative double hysteresis of AFE materials. The zero net macroscopic remanent polarization indicates the volatile characteristics of AFE materials. **d** The typical transfer curves of AFeFET, exhibiting counterclockwise hysteresis and volatility. The arrows indicate the switching

sequences. **e** The continuous firing events of AFeFET neuron. After several milliseconds of free time, the AFeFET neuron can restart the LIF process and fire again.

Fig. 2. Device characteristics and mechanism of AFeFET neurons. **a** Planer structure of AFeFET device. **b** The cross-sectional image of AFeFET device. **c** The elemental mapping of the materials in the system for Hf, Zr, Ti, N, and W, respectively. **d** The line scan EDS of the device cross-section, which corresponds to the red arrow in Fig. 2b. **e** The HRTEM image of the AFE films. **f** The crystal structure of the domain, which corresponds to the white square area in Fig. 2e. **g** The FFT image of the crystalline domain in Fig. 2f. The measured angles and distances between relative crystal faces, and diffraction spots suggest the existence of [0-10] oriented tetragonal $P4_2/nmc$ structure. **h** The integrate-and-fire dynamics of AFeFET neuron. At stage 1, the electric field-induced FE domain nucleates, and the electrons begin to accumulate in the channel of AFeFET. With the further gate pulse applied (stage 2), the electric field-induced FE domains grow and expand, resulting in more

attracted electrons accumulate in the channel of AFeFET. At stage 3, the electric field-induced FE domains transform back into the AFE domains when the gate pulse electric field is removed. The channel AFeFET switches off, and the neuron backs to resting potential. **i** The tendencies of I_d under continuous gate pulses with different amplitudes (1.3 V-1.8 V amplitude, fixed 100 μ s interval, fixed 100 μ s width).

Fig. 3. AFeFET LIF neuron device characteristics. The dynamic of the strength-modulated integration process of AFeFET neuron under **a** different gate pulse amplitudes (1.2 V-1.7 V amplitude, fixed 100 μ s interval, fixed 100 μ s width), **b** different gate pulse widths (fixed 1.7 V amplitude, fixed 100 μ s interval, 10 μ s-150 μ s width), **c** different gate pulse intervals (fixed 1.7 V amplitude, 50 μ s-600 μ s interval, fixed 100 μ s width). When the input pulse intensity is not enough, the AFeFET neuron can not fire. Statistical data of input

pulse numbers of AFeFET neuron firing as a function of **d** amplitudes, **e** widths, **f** intervals. The firing event needs fewer input spikes and tends to be more stable as the stimuli intensity increasing. Each data point is collected from 50 firing activities. **g** The energy consumption dependence on pulse parameters and threshold values of AFeFET neurons. The energy consumption decreases remarkably as the threshold and pulse width (interval) decrease. The experimental lowest energy consumption is 37 fJ per spike and can be further reduced as decreasing pulse parameters (threshold). **h** The AFeFET neuron can fire more than 10^{12} cycles stably without significant deterioration. The results are extracted from polarization-voltage (PV) hysteresis loops @0 V forward field, 1.5 V forward field, 1.5 V backward field, respectively. **i** Statistical data of input pulse numbers for AFeFET neuron firing. Data are collected from 100 firing activities for each AFeFET neuron.

Fig. 4. Network-level performance of AFeFET neuron. **a** Schematic of two-layer fully ferroelectric SNN (784×400×10) for classifying *MNIST* datasets and the proposed hardware implementation of the network based on FeFET synapses and AFeFET neurons. **b** The inference accuracy as a function of training epochs with ideal LIF neurons and AFeFET

neurons, 95% recognition accuracy can be achieved for AFeFET neurons under the 1 μ A threshold. **c** The speed-accuracy trade-off. The network is trained under different thresholds for all hidden and output neurons, the recognition accuracy and inference time increases with the threshold increasing. **d** The average spike number and energy consumption of the network under different threshold values. The spike number in the hidden layer increases with decreasing the threshold while the energy consumption on neurons decreases (threshold > 62.5 nA). This indicates the energy-friendly feature under a lower threshold. **e** The robustness of the network. The network could maintain a high accuracy of ~94.1% even the device variation increases to $\pm 16.7\%$.

Table 1 Comparison of various hardware implementations of artificial LIF neurons.							
Mechanism	Variation [#]	Structure	Endurance	Energy/spike	Self-reset	Hardware	
						Capacitor	Device
Redox	9.63%- 31.4% ^{10,45-48}	SiO _x N _y :Ag ¹⁰	>10 ⁶	>60pJ*	✓	1	1ED
		Ag/SiO ₂ ¹¹	>10 ⁸	~500nJ*	✓	1	2T+1ED
		Ag/HfO ₂ ¹³	—	18pJ	✓	1	1T+1ED
Mott	6.31%- 11.9% ^{17,49-51}	NbO ₂ ¹³	—	~52fJ	✓	1	1T+1ED
		NbO _x -1T1R ¹⁴	>10 ¹²	~3pJ*	✓	No	1T+1ED
		VO ₂ ¹⁷	>2.6×10 ⁷	5.6fJ(simulation)	✓	2	2T+2ED
		GaTa ₄ Se ₈ ¹⁸	—	~10 uJ*	✓	No	1ED
Phase-change	6.82%- 12.5% ^{20,52}	GST ²⁰	3×10 ⁹	>50pJ	✗	No	19T+1ED
		GST ²²	—	10pJ*	✗	1	2T+1ED
Magnetic	3%-10% ⁵³⁻⁵⁵	MTJ ²³	—	~7fJ(simulation)	✗	No	>3T+2ED
		STT-MRAM ²⁴	—	—	✗	No	>21T+1ED
Ferroelectric	1%-4.03% ^{30,56}	FeFET ²⁸	—	~360pJ(simulation)	✗	3	8T+1ED
		FeFET ²⁷	—	1-10pJ	✗	1	6T+1ED
		Leaky-FeFET ³⁰	—	~420pJ*	✓	No	2T+1ED
Anti-ferroelectric	<3.93%**	AFeFET	>10¹²	37 fJ	✓	No	1ED

Note:

#: The variation results are rarely reported in literatures. In this table, the variation data is obtained from devices with the same mechanism category.

*: The energy consumption per spike is calculated approximately from the *I-t* and *V-t* curves in these reference papers, respectively.

**: With further optimizing the stimuli pulse parameters.

To unify the benchmark of hardware overhead, all the circuit components in these reference papers are equivalent to two categories: emerging device (ED) and transistor (T).

In chip manufacturing, the area of a resistor is equivalent to that of a transistor. 1 latch is composed of 4 transistors. 1 XOR gate is composed of 10 transistors. An integrated operational amplifier usually consists of more than 20 transistors.

Supplementary Files

This is a list of supplementary files associated with this preprint. Click to download.

- [SupplementaryInformation.pdf](#)