

# Junctionless Accumulation Mode Ferroelectric FET (JAM-FE-FET) for High Frequency Digital and Analog applications

Snehlata Yadav

Delhi Technological University

Sonam Rewari (✉ [rewarisonam@gmail.com](mailto:rewarisonam@gmail.com))

Delhi Technological University <https://orcid.org/0000-0001-8946-9849>

Rajeshwari Pandey

Delhi Technological University

---

## Research Article

**Keywords:** Ferroelectric, Negative capacitance, Junctionless Accumulation mode (JAM), RF parameters, HZO

**Posted Date:** November 10th, 2021

**DOI:** <https://doi.org/10.21203/rs.3.rs-943468/v1>

**License:**   This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

---

**Version of Record:** A version of this preprint was published at Silicon on January 10th, 2022. See the published version at <https://doi.org/10.1007/s12633-021-01537-y>.

# Junctionless Accumulation Mode Ferroelectric FET (JAM-FE-FET) for high frequency Digital and Analog applications

Snehlata Yadav<sup>1</sup>, Sonam Rewari<sup>1</sup>, Rajeshwari Pandey<sup>1</sup>

snehlata\_2k19phdec03@dtu.ac.in, rewarisonam@gmail.com, rajeshwaripandey@gmail.com

<sup>1</sup> Department of Electronics and Communication Engineering, Delhi Technological University, New Delhi-110042, India

## *Abstract:*

In this paper, a Junctionless Accumulation Mode Ferroelectric Field Effect Transistor (JAM-FE-FET) has been proposed and assessed in terms of RF/analog specifications for varied channel lengths through simulations using TCAD Silvaco ATLAS simulator, using the Shockley-Read-Hall (SRH) recombination, ferro, Lombardi CVT, fermi and LK models. Major analog metrics like transconductance ( $g_m$ ), intrinsic gain ( $A_v$ ), output conductance ( $g_d$ ), and early voltage ( $V_{EA}$ ) are obtained for the JAM-FE-FET arrangement. The proposed structure shows an improvement in parameters like  $g_m$ ,  $I_{on}/I_{off}$ ,  $A_v$ , TGF by 6.82%, 27.95%, 5.2%, 38.83% respectively. Further, frequency analysis of the proposed device is performed and several critical RF parameters like  $f_T$ , TFP, GFP, and GTFP have been observed to be enhanced by 6.89%, 11.38%, 13.65%, 12.01% respectively. Thus, the Junctionless accumulation mode ferroelectric FET (JAM-FE-FET) arrangement has been found to have superior analog and RF performance when compared to Junctionless ferroelectric FET (JL-FE-FET). As a result, the JAM-FE-FET device presented here can be contemplated a good contender for applications in high-frequency systems.

*Keywords:* Ferroelectric, Negative capacitance, Junctionless Accumulation mode (JAM), RF parameters, HZO

## 1. Introduction:

Various MOSFET structures have been realized over the last few decades, and their scaling has been quite successful down to the nano scale, resulting in a significant increase in performance [1],[2]. However, when the size of such transistors is reduced, junctions become closer, which is difficult due to the significant doping concentration gradients required. In order to combat this problem, J. E. Lilienfeld in the 1920s introduced the concept of Junctionless transistors [3]. It was successfully fabricated at the Tyndall Institute by Colinge et al [4]. The major characteristic feature of this device is the absence of p-n junction which avoids the requirement of gradients in doping concentration[5]. Various analytical study of surface potential for junctionless transistor has also been done[6],[7]. It has also been reported that cylindrical surrounding gate MOSFETs shows good switching performance and also can be used for microwave frequency

applications[8],[9],[10]. However, the junctionless transistor poses various limitations such as degraded mobilities due to high doping concentrations.

Also, some of the significant obstacles in the device include the higher gate work function for completely depleted channel region in order to insure turning off the device. To address the aforementioned issues, a new modified structure known as the JAM FET was introduced [11], which has highly doped S/D regions and decreased doping in the channel, resulting in reduced mobility deterioration [12]. Another major issue that has arisen as a result of shrinking and the increased density of transistors on a chip is higher power consumption and heat dissipation, both of which slow down data processing rate [13],[14]. This can be enhanced by overcoming the lower working voltage restriction known as 'Boltzmann's Tyranny,' which allows the transistor operation voltage to be reduced, lowering power consumption. One such promising device is the ferroelectric field effect transistors (FE-FETs) [15]. Various investigations to understand the behavior of FE-FETs have been conducted in the past [16],[17],[18]. The majority of the research, however, concentrated on hysteretic behavior in memory applications [19],[20].

The discovery of ferroelectric properties in hafnium oxide ( $HfO_2$ ) [21] in 2011 has gained a lot of attention [22],[23] because of its CMOS compatibility. Higher remnant polarization and large coercive field, at minimal thickness [24],[25], and superior performance characteristics have been demonstrated in ferroelectric  $HfO_2$ [26]. Due to its lower annealing temperature [27] and customizable ferroelectric properties, zirconium-doped  $HfO_2$  (HZO) has popped up as a potential material [28],[29]. Apart from realizing memory, ferroelectric hafnium oxide is the sole material system that may be utilized to realize a new form of steep slope device called a Negative Capacitance Field Effect Transistor (NCFET) that was proposed in 2008 [30]. Negative capacitance FET has been studied both theoretically and practically for digital applications due to its ability to produce a subthreshold swing (SS) of 60 mV/decade [31],[32]. Although there are several demonstrations and investigations of digital and DC behavior of NCFET in the reported literature, the high frequency (RF) capabilities of NCFETs are yet to be fully explored. For RF applications of NCFET in future, research in this direction is crucial. Most of the previous research on NCFET have focused on Metal ferroelectric metal insulator semiconductor (MFMIS) configuration structure

[33],[34],[35],[36]. This structure simplifies modeling since the ferroelectric–insulator interface has a uniform potential, but the leakage currents would render the negative capacitance of ferroelectric FET unstable. Because of this instability, it is difficult to bias MFMI devices and circuits, making the MFMI structure unsuitable for RF applications. A metal–ferroelectric–insulator–semiconductor (MFIS) structure, on the other hand, mitigates these issues [37] and produces different overall device properties as a result of a spatially changing ferroelectric potential than MFMI devices. Thus, the MFIS structure has always been preferred for integrating in advanced technologies. RF performance of MFIS NCFETs has also been investigated in few researches. Experiment in [38] revealed a modest improvement in  $f_T$ , while simulations by [39] revealed circuit-level figures of merit. However, no report has been published on the RF performance of JAM-FE-FET. Quantum confinement is also investigated in relation to ferroelectric thickness ( $t_{FE}$ ) and channel thickness ( $t_{ch}$ ). The quantum confinement effect reduces when the values of  $t_{FE}$  and  $t_{ch}$  are greater than 7 nm and 15 nm respectively [40]. In our study, quantum mechanical effect has not been considered and therefore, the channel thickness and ferroelectric thickness are restricted to 20 nm and 10 nm respectively. Thus, motivated by these coexisting research findings, a novel device structure, JAM-FE-FET is reported in this paper. This study takes the entire RF capabilities of NCFET with MFIS structure and incorporating the benefits of JAM FET.

Following the introduction, the next section delves into the device structure and simulation methods. The suggested device's performance parameters are examined in Section 3. Conclusions are drawn in the final section.

## 2. Proposed Structure & Simulation Parameters:

The schematic illustration of a JAM-FE-FET is shown in Fig. 1(a). All simulations are run on the TCAD Silvaco ATLAS simulator, with the Shockley-Read-Hall (SRH) recombination, ferro model, Lombardi CVT model, fermi and Landau-Khalatnikov (LK) models [41] being used. According to previous research, the negative capacitance is caused by a unique relationship between the electric field ( $E_{FE}$ ) and polarization ( $P$ ) of the ferroelectric layer which is given by the following equation:

$$E_{FE} = \alpha P + \beta P^3 + \gamma P^5 + \rho \frac{dP}{dt} \quad (1)$$

where  $\alpha$ ,  $\beta$ , and  $\gamma$  are the ferroelectric material parameters and  $\rho$  is the kinetic coefficient linked to the time constant associated with change in ferroelectric polarization. The parameters for the compared devices are enlisted in Table 1. The proposed structure comprising a gate-stack of TiN/HZO/SiO<sub>2</sub> is employed in the simulations. The channel length ( $L$ ) is varied from 90 nm to 32 nm and channel thickness ( $t_{ch}$ ) is taken 20 nm. A ferroelectric layer with a thickness ( $T_{FE}$ ) of 10 nm and an insulator layer thickness ( $t_{IL}$ ) of 0.9 nm in the gate stack. In JAM-FE-FET, the doping in the silicon channel is  $1e17 \text{ cm}^{-3}$  with n-type dopants, whereas the source and drain regions are doped strongly with  $1e19 \text{ cm}^{-3}$  n-type dopants. The doping level for the entire simulation is considered to be uniform. Titanium Nitride (TiN) having work function ( $\phi_m$ ) 4.65eV is used as gate material. Thereafter, numerical

approaches such as Gummel and Newton, have been contemplated to improve convergence. In addition to these, the specific properties of the ferroelectric material (HZO) are listed in Table 2, that induces the negative capacitance effect. The drain to source voltage ( $V_{ds}$ ) was set to 50 mV and the gate to source voltage ( $V_{gs}$ ) was varied from 0 to 1 V to obtain the transfer characteristics. Fig. 1(b) shows the drain current with and without quantum model. As seen in Fig. 1(b), quantum effects have no influence on the transfer characteristics and have thus been ignored in this study.

## 3. Device fabrication and calibration:

The fabrication of ferroelectric negative capacitance field effect transistor has been explained by D. Kwon et al. in 2019 [42]. The transistor can be fabricated by taking a silicon substrate followed by the active region formation using photolithography.




Fig. 1(a). A schematic representation of JAM-FE-FET




Fig. 1(b). The effect of the Quantum Model (QM) on the drain current

Table 1. Various parameters employed for the device simulation

Parameter	Symbol	JL-FE-FET	JAM-FE-FET
Channel length	L	90,45,32 nm	90,45,32 nm
Channel thickness	$t_{ch}$	20 nm	20 nm
Ferroelectric thickness	$t_{FE}$	10 nm	10 nm

Insulator thickness	$t_{IL}$	0.9 nm	0.9 nm
Source/Drain doping	$N_{S/D}$	$1 \times 10^{19} \text{ cm}^{-3}$	$1 \times 10^{19} \text{ cm}^{-3}$
Channel doping	$N_{ch}$	$1 \times 10^{19} \text{ cm}^{-3}$ (n-type)	$1 \times 10^{17} \text{ cm}^{-3}$ (n-type)
Metal work function	$\phi_m$	4.65 eV	4.65 eV

Table 2. Properties of ferroelectric material (HZO)

Parameter	Symbol	Values
Spontaneous Polarization	$P_s$	$10\text{-}40 \mu\text{C}/\text{cm}^2$
Remnant Polarization	$P_r$	$1\text{-}40 \mu\text{C}/\text{cm}^2$
Coercive Field	$E_c$	$1\text{-}2 \text{ MV}/\text{cm}$
Dielectric constant	$\epsilon$	30

Next, the exposed regions have to be etched deep down for the gate stack formation after RCA cleaning. On top of the wafer, rapid thermal annealing (RTA) treatment can be used to grow  $\text{SiO}_2$  layer. Further, the ferroelectric gate oxide, an HZO film deposition using atomic layer deposition (ALD) has to be performed. For short channel devices, electron beam lithography can be used to define the gate region. Ion implantation can then be performed on the exposed source/drain (S/D) areas. Next, the post metallization anneal in  $\text{N}_2$  ambient can be performed for dopant activation and finally metal contacts of sputtered TiN gate electrode can be formed at the top. The steps of fabrication process is shown by a flowchart in Fig. 2(a).

The proper calibration of this research work is done with the experimental ferroelectric research under the same device dimensions [42]. The Shockley-Read-Hall (SRH) recombination, ferro model, Lombardi CVT model, fermi and Landau-Khalatnikov (LK) models are used for calibration. The transfer characteristic curves in Fig. 2(b), are in good agreement with one other.




Fig. 2(a). Fabrication flowchart of proposed JAM-FE-FET





Fig. 2(b). Calibrated transfer characteristics of simulation data with experimental data[42]





#### 4. Results & Discussions:

Fig. 3 demonstrates how the drain current of JAM-FE-FET and JL-FE-FET varies with gate voltage for various channel lengths. Fig. depicts that JAM-FE-FET have higher drain current over JL-FE-FET. The greater mobility of carriers in the channel is responsible for this improvement. The drain current ( $I_{on}$ ) increases dramatically when the channel length  $L$  is scaled down from 90 nm to 32 nm, as shown in Fig. 3. The results for  $I_{on}$  increment in short channel can be intuitively explained through velocity saturation theory in which the inversion region current is in proportion to the device total oxide capacitance [43].


Table 3.  $I_{on}/I_{off}$  Ratio

Parameter	L=32nm		L=45nm		L=90nm	
	JAM-FE-FET	JL-FE-FET	JAM-FE-FET	JL-FE-FET	JAM-FE-FET	JL-FE-FET
$I_{on}$	$2.35 \times 10^{-4}$	$2.21 \times 10^{-4}$	$2.09 \times 10^{-4}$	$1.95 \times 10^{-4}$	$1.54 \times 10^{-4}$	$1.43 \times 10^{-4}$
$I_{off}$	$6.58 \times 10^{-10}$	$7.96 \times 10^{-10}$	$6.68 \times 10^{-10}$	$8.04 \times 10^{-10}$	$6.9 \times 10^{-10}$	$8.37 \times 10^{-10}$
$I_{on}/I_{off}$	$35.7 \times 10^4$	$27.7 \times 10^4$	$31.2 \times 10^4$	$24.2 \times 10^4$	$22.3 \times 10^4$	$17.08 \times 10^4$

In addition to suppressing  $I_{off}$  by increasing total oxide capacitance, drain coupling in NCFET at lower gate voltage causes a repression of channel potential and a rise in energy barrier that grows greater as capacitance matching improves, further suppressing  $I_{off}$ .

Fig. 3. Drain current variation with  $V_{gs}$ Fig. 4. Transconductance variation with  $V_{gs}$ 

Transconductance is a measurement of the relationship between the deviation in drain current and the change in  $V_{gs}$  at constant  $V_{ds}$ . As illustrated in Fig. 4,  $g_m$  is calculated using the  $I_d$ - $V_{gs}$  curve derivative. Since the gate control over channel has been enhanced, and short channel effects have been decreased, the JAM-FE-FET has the highest transconductance value when compared to JL-FE-FET.

Fig. 5.  $I_{on}/I_{off}$  variation with channel length

Additionally, gate-stack construction improves average carrier velocity, which leads to higher electron mobility and, eventually, increased  $g_m$ .

Fig. 5 shows the  $I_{on}/I_{off}$  ratio variation for JAM-FE-FET and JL-FE-FET for different channel length.  $I_{on}$  and  $I_{off}$  for these devices are obtained at  $V_{gs}=1V$  and  $V_{gs}=0V$  respectively for  $V_{ds}=50mV$ . It is one of the most critical parameters for the digital applications. The  $I_{on}/I_{off}$  ratio for the compared devices are shown in Table 3.

It can be assessed that,  $I_{on}/I_{off}$  ratio for channel length  $L=90$  nm is low for digital devices. However, an improvement in  $I_{on}/I_{off}$  ratio of JAM-FE-FET over JL-FE-FET for channel length  $L=32$  nm has been obtained due to increased mobility in JAM configuration leading to increase in drain current with reduction in current leakage and consequently greater switching ratio.

The subthreshold swings for the compared devices are shown in Fig. 6. It has been discovered that both the devices have steep SS behavior ( $<60mV/dec$ ). Subthreshold slope values fewer than  $60$   $mv/dec$  have also been seen in previous research studies[44]. Hence the device can be switched quickly over a wide range of current. It can also be observed that as the gate length is reduced the subthreshold value increases.

SS can be expressed as:

$$SS = \frac{\partial V_{gs}}{\partial \log_{10} I_d} \quad (2)$$




Fig. 6. SS variation with channel length




Fig. 7. Drain current variation with  $V_{ds}$

For  $V_{gs} = 1V$ , Fig. 7 depicts the drain current variation with drain voltage. The figure clearly indicates that, similar to JL-FE-FET, in the linear region drain current is almost identical, but in the saturation region, device with shorter gate lengths display greater saturation currents.

Fig. 8 depicts the output conductance variation for the compared device structures. The output conductance can be calculated by varying the drain current with the drain to source voltage while maintaining the constant gate to source voltage. It can be expressed as [45]:

$$g_d = \frac{\partial I_d}{\partial V_{ds}} \quad (3)$$

It can be inferred from the figure that  $g_d$  is higher in the linear region and keep up a constant value in the saturation region. Thus, the driving capability of the proposed device is greater than the compared one.




Fig. 8. Output conductance variation with  $V_{ds}$

It can also be assessed from the graph that the output conductance increases when the scaling of channel length is done from 90 nm to 32 nm due to the suppressed short channel effects and the increased gate controllability.




Fig. 9. TGF as a function of  $V_{gs}$

Transconductance Generation factor (TGF) can be defined as the accessible gain per unit power loss. It can be expressed as

$$TGF = \frac{g_m}{I_d} \quad (4)$$

The device that operates at lower supply voltage performs better for higher TGF values. It is clearly evident from Fig.9 that the proposed device structure attains the maximum TGF value. Since the drain current is higher, it corresponds to high value of transconductance and eventually high TGF.

Immunity to the channel length modulation (CLM) is provided by Early Voltage ( $V_{EA}$ ) [45]. Early Voltage is expressed as:

$$V_{EA} = \frac{I_d}{g_d} \quad (5)$$






Fig. 10. Early Voltage variation with  $V_{gs}$




Fig. 12. Intrinsic gain variation with  $V_{gs}$




Fig. 11. Channel resistance variation with  $V_{gs}$




Fig. 13.  $C_{gg}$  variation with  $V_{gs}$

The drain current rise,  $I_d$  in JAM-FE-FET is greater than the decrease in transconductance, resulting in a higher  $V_{EA}$  than in JL-FE-FET. For varied channel lengths, Fig. 10 depicts the early voltage shift as a function of gate bias. A greater  $V_{EA}$  indicates that the device will have higher gain and can be used in amplifiers [46]. Fig. 11 shows the channel resistance variation with the gate voltage. The channel resistance should be minimum for higher driving current. As can be observed from the figure that the JAM-FE-FET exhibits lower channel resistance owing to its increased carrier density and velocity in the channel region.

The next figure of merit is the intrinsic dc gain which can be defined as the transconductance ( $g_m$ ) to output conductance ( $g_d$ ) ratio, i.e.,  $g_m/g_d$  [46]. Since  $g_d$  is extracted from static  $I_d$ - $V_{ds}$  curve, so it is the low frequency or quasi-static result. It is a critical parameter for practical transconductance amplifiers. The change of  $g_m/g_d$  with gate voltage is shown in Fig. 12 for  $L=32$  nm,  $L=45$  nm and  $L=90$  nm for the compared devices. It can be observed from Fig. 12 that the intrinsic gain is higher at channel length 90 nm because of low output conductance which is essential for analog applications.

The capacitive behavior of a device controls its high frequency functioning. Fig. 13 shows how a change in gate bias ( $V_{gs}$ ) affects total gate capacitance ( $C_{gg}$ ) in JAM-FE-FET and JL-FE-FET. It can be observed that JAM-FE-FET reveals profiles that are considerably closer to those of JL-FE-FET.

Cut off frequency denoted as  $f_T$  is an intrinsic property of the device and represents a figure of merit for high frequency operation. It can be expressed as:

$$f_T = g_m / 2\pi C_{GG} \quad (6)$$




Fig. 14.  $f_T$  variation with  $V_{gs}$

Cut-off frequency for different channel lengths with respect to gate voltage is shown in Fig. 14. The high value of cut-off frequency is observed because of high  $g_m$  value and comparable  $C_{gg}$ . However the cut off frequency further reduces for high gate voltages due to the increase in total gate capacitance.

The transducer power gain ( $G_T$ ) can be defined as the  $P_{load}$  to the  $P_{source}$  ratio, where  $P_{load}$  is the average power given to the load, and  $P_{source}$  is the average power available from the source. It can be expressed as:

$$G_T = \frac{P_{load}}{P_{source}} \quad (7)$$

Maximum-Transducer-Power-Gain (MTPG) is described as a power gain that can be obtained when load is driven with the identical inputs.

The MTPGs for JL-FE-FET and JAM-FE-FET are shown in Fig. 15 for channel lengths varying from 30 nm to 90 nm. From the Fig. 15, it can be clearly interpreted that JAM-FE-FET has a higher gain owing to its architecture which overcomes the deterioration in mobility. It can also be inferred from the figure that as the channel length is scaled down from 90 nm to 45 nm the transducer gain increases drastically.




Fig. 15. MTPG variation with channel length




Fig. 16. UPG variation with channel length

Variation in Unilateral Power Gain (UPG) for JAM-FE-FET and JL-FE-FET with respect to  $V_{gs}$  is depicted in Fig. 16. When the gate bias is applied, the structure generates a larger electric field in addition to enhanced capacitance, resulting in increased electron velocity and therefore superior saturation velocity. As a result, it's reasonable to conclude that JAM-FE-FET has a greater UPG. It can also be inferred from the figure that as the channel length is increased from 45 nm to 90 nm there is a gradual decline in the unilateral power gain. Overall, the JAM-FE-FET possess high UPG.






Fig. 17. TFP variation with  $V_{gs}$




Fig. 19. GTFP variation with  $V_{gs}$




Fig. 18. GFP variation with  $V_{gs}$

The total oxide capacitance also explains these trends. A better capacitance matching in Negative Capacitance FET helps in achieving a high oxide capacitance through which a higher TFP can be obtained. The Gain Frequency Product (GFP) is another performance parameter for high frequency operational amplifier applications. TFP and GFP are expressed as follows:

$$TFP = \frac{g_m f_T}{I_D} \quad (8)$$

$$GFP = \frac{g_m}{g_d} \times f_T \quad (9)$$

GFP increases with  $V_{gs}$  due to increment in  $f_T$  and intrinsic gain. The curves begin to decline owing to the charge carriers' saturation mobility, which is what causes parasitic capacitances to exist.

Table 4. Performance parameters at channel length  $L = 32$  nm

Parameter	JAM-FE-FET	JL-FE-FET	%Improvement
$I_d$ ( $\mu$ A)	235.21	221.11	6.3
$g_m$ ( $\mu$ S)	603.52	564.98	6.82
$g_d$ ( $\mu$ S)	4700	4420	6.33
$I_{on}/I_{off}$ ( $\times 10^6$ )	0.357	0.279	27.95
SS (mV/dec)	54	65	20.37
TGF ( $V^{-1}$ )	4.54	3.27	38.83
$V_{EA}$ (V)	6.07	5.80	4.65
$A_v$ (dB)	1.82	1.73	5.20
$C_{gg}$ (fF)	0.83	0.82	1.21
$f_T$ (GHz)	124	116	6.89
MTPG (dB)	105.63	103.78	1.78
UPG (dB)	103.79	91.97	12.85
TFP (GHz/V)	58.50	52.52	11.38
GFP (GHz)	34.45	30.31	13.65
GTFP (GHz/V)	101.8	90.88	12.01

Fig.17 and Fig.18 shows the comparison of TFP and GFP of both the device configuration. It can be observed that JAM-FE-FET possess higher values for both parameters. The RF parameter which determines the entire performance of the device is Gain Transconductance Frequency Product (GTFP). It is expressed as

$$GTFP = \frac{g_m}{g_d} \times \frac{g_m}{I_D} \times f_T \quad (10)$$

Higher the GTFP value, better is the device performance. So, from the Fig.19 it is clear that the proposed device achieves the high GTFP value which indicates better performance. This enhancement is due to the electric field reduction in JAM-FE-FET owing to its gate stack architecture resulting in an improvement of the parameters. Table 4. Gives the Performance parameters at channel length  $L = 32$  nm

## 5. Conclusion

In this research article, a simulation-based comparative analysis is done for proposed JAM-FE-FET with JL-FE-FET. The SILVACO ATLAS 3D simulator was used to test the

performance of proposed device in terms of analog and RF characteristics. In terms of switching ratio, the suggested JAM-FE-FET device achieves the best results. In comparison to JL-FE-FET, the subthreshold swing is also lowered by 20.37%. The proposed device's SS improves as a result of the negative capacitance effect in the MFIS structure. The proposed device also shows an improvement in terms of transconductance and TGF by 6.82% and 38.83% respectively. The  $I_{on}/I_{off}$  ratio also shows a significant improvement of 27.95% owing to the device architecture which overcomes the mobility degradation in the channel region. Also, the capacitive behavior of the proposed device is in close agreement with the JL-FE-FET. However, the enhanced behavior of transconductance results in high cut-off frequency which is a critical parameter in RF applications. Various RF parameters like  $f_T$ , TFP, GFP and GTFP are enhanced by 6.89%, 11.38%, 13.65%, and 12.01% respectively. Therefore, from the above obtained results the proposed JAM-FE-FET can be viewed as a promising device for applications in high frequency systems.

#### 6. ACKNOWLEDGMENT

Not Applicable

#### 7. FUNDING STATEMENT

Not Applicable

#### 8. CONFLICT OF INTEREST

There are no conflicts of interest amongst the authors

#### 9. AUTHOR CONTRIBUTIONS

The authors have contributed mutually regarding this paper.

#### 10. AVAILABILITY OF DATA AND MATERIAL

Not Applicable

#### 11. COMPLIANCE WITH ETHICAL STANDARDS

Not Applicable

#### 12. CONSENT TO PARTICIPATE

All the authors have complete consent to participate.

#### 13. CONSENT FOR PUBLICATION

All the authors have complete consent for publication.

#### 14. Ethics approval

All the ethics have been followed

#### 15. Compliance with Ethical Standards section

\* Disclosure of potential conflicts of interest

There are no conflicts of interest amongst the authors

\* Research involving Human Participants and/or Animals  
No animals or human beings were harmed during this research

\* Informed consent

All the authors have Informed consent

#### References:

- [1] IRDS Systems and Architectures Team, "International Roadmap for Devices and Systems: Executive Summary," *IEEE Adv. Technol. Humanit.*, p. 63, 2020, [Online]. Available: [https://irds.ieee.org/images/files/pdf/2020/2020IRDS\\_ES.pdf](https://irds.ieee.org/images/files/pdf/2020/2020IRDS_ES.pdf).
- [2] C. Hong, J. Zhou, J. Huang, R. Wang, W. Bai, and Y. Chen, "A General and Transformable Model Platform for Emerging Multi-Gate MOSFETs," *IEEE Electron Device Lett.*, vol. 38, no. 8, pp. 1015–1018, 2017, doi: 10.1109/LED.2017.2722227.
- [3] J. E. LILIENFELD, "METHOD AND APPARATUS FOR CONTROLLING ELECTRIC CURRENTS," *Patent*, 1926.
- [4] R. T. Doria *et al.*, "Analog Operation and Harmonic Distortion Temperature Dependence of nMOS Junctionless Transistors," *ECS Trans.*, vol. 31, no. 1, pp. 13–20, 2010, doi: 10.1149/1.3474137.
- [5] N. Gupta, J. B. Patel, and A. K. Raghav, "A study of conventional and junctionless MOSFET using TCAD simulations," in *International Conference on Advanced Computing and Communication Technologies, ACCT*, 2015, vol. 2015-April, pp. 53–56, doi: 10.1109/ACCT.2015.51.
- [6] P. Kumar, M. Vashishath, and N. Gupta, "Analytical Modeling and Performance Analysis of Surface Potential for Junctionless MOSFET," 2021, doi: 10.1088/1742-6596/1916/1/012026.
- [7] A. K. Raghav, A. Sharma, R. Gupta, and N. Gupta, "Subthreshold modeling of dual-halo dual-dielectric triple-material surrounding-gate (DH-DD-TM-SG) MOSFET for improved leakages," *J. Eng. Res.*, vol. 8, no. 2, pp. 178–190, 2020.
- [8] P. Kumar, N. Gupta, N. Sachdeva, T. Sachdeva, and M. Vashishath, "Performance Investigation of Dual-Halo Dual-Dielectric Triple Material Surrounding Gate MOSFET with High- $\kappa$  dielectrics for Low Power Applications," *J. Semicond. Technol. Sci.*, vol. 20, no. 3, 2020, doi: 10.5573/JSTS.2020.20.3.297.
- [9] N. Gupta and P. Kumar, "Elicitation of scattering parameters of dual-halo dual-dielectric triple-material surrounding gate (DH-DD-TM-SG) MOSFET for microwave frequency applications," *Adv. Electr. Electron. Eng.*, vol. 19, no. 1, pp. 66–73, 2021, doi: 10.15598/aeec.v19i1.3788.
- [10] P. Kumar, M. Vashisht, N. Gupta, and R. Gupta, "Subthreshold Current Modeling of Stacked Dielectric Triple Material Cylindrical Gate All Around (SD-TM-CGAA) Junctionless MOSFET for Low Power Applications," *Silicon*, 2021, doi: 10.1007/s12633-021-01399-4.

- [11] T. Kyun Kim *et al.*, "First Demonstration of Junctionless Accumulation-Mode Bulk FinFETs With Robust Junction Isolation," *IEEE ELECTRON DEVICE Lett.*, 2013, doi: 10.1109/LED.2013.2283291.
- [12] J. Hun Choi *et al.*, "Origin of Device Performance Enhancement of Junctionless Accumulation-Mode (JAM) Bulk FinFETs With High- $\kappa$  Gate Spacers," *IEEE ELECTRON DEVICE Lett.*, vol. 35, no. 12, 2014, doi: 10.1109/LED.2014.2364093.
- [13] S. Borkar, "DESIGN CHALLENGES OF TECHNOLOGY SCALING," *IEEE Micro*, vol. 19, no. 4, pp. 23–29, 1999.
- [14] R. K. Cavin, V. V. Zhirnov, J. A. Hutchby, and G. I. Bourianoff, "Energy Barriers, Demons, and Minimum Energy Operation of Electronic Devices," *Proc. SPIE*, vol. 5844, pp. 1–9, 2005, doi: 10.1117/12.613118.
- [15] A. I. Khan, C. W. Yeung, C. Hu, and S. Salahuddin, "Ferroelectric Negative Capacitance MOSFET: Capacitance Tuning & Antiferroelectric Operation," in *International Electron Devices Meeting*, 2011, pp. 5–7.
- [16] A. Rusu, "Metal-Ferroelectric-Metal Oxide-Semiconductor Field Effect Transistor with Sub-60mV/decade Subthreshold Swing and Internal Voltage Amplification," 2010.
- [17] A. Vinod, P. Kumar, and B. Bhowmick, "Impact of ferroelectric on the electrical characteristics of silicon-germanium based heterojunction Schottky barrier FET," *AEU - Int. J. Electron. Commun.*, vol. 107, pp. 257–263, 2019, doi: 10.1016/j.aeue.2019.05.030.
- [18] Y. G. Xiao *et al.*, "Use of negative capacitance to simulate the electrical characteristics in double-gate ferroelectric field-effect transistors," *Curr. Appl. Phys.*, vol. 12, pp. 1591–1595, 2012, doi: 10.1016/j.cap.2012.05.008.
- [19] J. J. Zhang, J. Sun, J. Zheng, and Y. Kuk, "A model for the C-V characteristics of the metal-ferroelectric-insulator-semiconductor structure," *Solid State Electron.*, vol. 53, no. 2, pp. 170–175, 2009, doi: 10.1016/j.sse.2008.10.012.
- [20] S. Huang, X. Zhong, Y. Zhang, Q. Tan, J. Wang, and Y. Zhou, "A Retention Model for Ferroelectric-Gate Field-Effect Transistor," *IEEE Trans. Electron Devices*, vol. 58, no. 10, 2011, doi: 10.1109/TED.2011.2162629.
- [21] T. S. Böscke, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide thin films," *Cit. Appl. Phys. Lett.*, vol. 99, p. 102903, 2011, doi: 10.1063/1.3634052.
- [22] S. Dünkler *et al.*, "A FeFET Based Super-Low-Power Ultra-Fast Embedded NVM Technology for 22nm FDSOI and Beyond," 2017.
- [23] E. Yurchuk *et al.*, "A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs," *IEEE Trans. Electron Devices*, vol. 63, no. 9, pp. 3501–3507, 2016, doi: 10.1109/TED.2016.2588439.
- [24] T. Mikolajick *et al.*, "Next Generation Ferroelectric Memories enabled by Hafnium Oxide," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2019-Decem, pp. 354–357, 2019, doi: 10.1109/IEDM19573.2019.8993447.
- [25] M. Hoffmann, U. Schroeder, and T. Schenk, "Stabilizing the ferroelectric phase in doped hafnium oxide," *J. Appl. Phys.*, vol. 118, p. 72006, 2015, doi: 10.1063/1.4927805.
- [26] U. Schroeder, Ekaterina Yurchuk1, and Johannes Müller, "Impact of different dopants on the switching properties of ferroelectric hafnium oxide," *Jpn. J. Appl. Phys.*, 2014, doi: 10.1088/0169-5983/46/4/041001.
- [27] J. Y. Kim, M. J. Choi, and H. W. Jang, "Ferroelectric field effect transistors: Progress and perspective," *APL Mater.*, vol. 9, no. 2, 2021, doi: 10.1063/5.0035515.
- [28] D. H. Min, S. Y. Kang, S. E. Moon, and S. M. Yoon, "Impact of thickness control of Hf0.5Zr0.5O2 Films for the metal-ferroelectric-insulator-semiconductor capacitors," *IEEE Electron Device Lett.*, vol. 40, no. 7, pp. 1032–1035, 2019, doi: 10.1109/LED.2019.2917032.
- [29] T. Ali *et al.*, "Silicon doped hafnium oxide (HSO) and hafnium zirconium oxide (HZO) based FeFET: A material relation to device physics," *Cit. Appl. Phys. Lett.*, vol. 112, p. 222903, 2018, doi: 10.1063/1.5029324.
- [30] S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Lett.*, vol. 8, no. 2, pp. 405–410, 2008, doi: 10.1021/nl071804g.
- [31] D. J. R. Appleby *et al.*, "Experimental Observation of Negative Capacitance in Ferroelectrics at Room Temperature," *Nano Lett.*, vol. 14, no. 7, 2014, doi: 10.1021/nl5017255.
- [32] J. Jo and C. Shin, "Negative capacitance field effect transistor with hysteresis-free sub-60-mV/decade switching," *IEEE Electron Device Lett.*, vol. 37, no. 3, pp. 245–248, 2016, doi: 10.1109/LED.2016.2523681.
- [33] S. Mehrotra and S. Qureshi, "Analog/RF performance of thin (~10 nm) HfO2 ferroelectric FDSOI NCFET at 20 nm gate length," *2018 IEEE SOI-3D-Subthreshold Microelectron. Technol. Unified Conf. S3S 2018*, pp. 1–3, 2019, doi: 10.1109/S3S.2018.8640153.
- [34] Y. Li, Y. Kang, and X. Gong, "Evaluation of Negative Capacitance Ferroelectric MOSFET for Analog Circuit Applications," *IEEE Trans. Electron Devices*, vol. 64, no. 10, pp. 4317–4321, 2017, doi: 10.1109/TED.2017.2734279.
- [35] Y. Liang, X. Li, S. K. Gupta, S. Datta, and V. Narayanan, "Analysis of DIBL Effect and Negative Resistance Performance for NCFET Based on a Compact SPICE Model," *IEEE Trans. Electron Devices*, vol. 65, no. 12, pp. 5525–5529, 2018, doi: 10.1109/TED.2018.2875661.
- [36] R. Singh *et al.*, "Evaluation of 10-nm Bulk FinFET RF Performance - Conventional Versus NC-FinFET," *IEEE Electron Device Lett.*, vol. 39, no. 8, pp. 1246–1249, 2018, doi: 10.1109/LED.2018.2846026.
- [37] A. I. Khan, U. Radhakrishna, K. Chatterjee, and D. Antoniadis, "Negative Capacitance Behavior in a

- Leaky Ferroelectric,” *IEEE Trans. Electron Devices*, vol. 63, no. 11, pp. 4416–4422, 2016, doi: 10.1109/TED.2016.2612656.
- [38] K. S. Li *et al.*, “Negative-Capacitance FinFET Inverter, Ring Oscillator, SRAM Cell, and Ft,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, vol. 2018-Decem, pp. 31.7.1-31.7.4, 2019, doi: 10.1109/IEDM.2018.8614521.
- [39] Y. C. Lu and V. P. H. Hu, “Evaluation of analog circuit performance for ferroelectric SOI MOSFETs considering interface trap charges and gate length variations,” *Silicon Nanoelectron. Work. SNW 2019*, vol. 8, pp. 9–10, 2019, doi: 10.23919/SNW.2019.8782942.
- [40] N. Pandey and Y. S. Chauhan, “Analytical Modeling of Short-Channel Effects in MFIS Negative-Capacitance FET Including Quantum Confinement Effects,” *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4757–4764, 2020.
- [41] D. S. Software, “Atlas User Manual,” no. 408, pp. 567–1000, 2019.
- [42] D. Kwon *et al.*, “Negative Capacitance FET with 1.8-nm-Thick Zr-Doped HfO<sub>2</sub> Oxide,” *IEEE Electron Device Lett.*, vol. 40, no. 6, pp. 993–996, 2019, doi: 10.1109/LED.2019.2912413.
- [43] Y. Tsvividis and C. McAndrew, “Operation and Modeling of the Mos Transistor.Pdf.” p. 750, 2011.
- [44] M. Kobayashi and T. Hiramoto, “On device design for steep-slope negative-capacitance field-effect-transistor operating at sub-0.2V supply voltage with ferroelectric HfO<sub>2</sub> thin film,” *Cit. AIP Adv.*, vol. 6, p. 25113, 2016, doi: 10.1063/1.4942427.
- [45] K. P. Pradhan, S. K. Mohapatra, P. K. Sahu, and D. K. Behera, “Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET,” *Microelectronics J.*, vol. 45, pp. 144–151, 2014, doi: 10.1016/j.mejo.2013.11.016.
- [46] S. Rewari, V. Nath, S. Haldar, • S S Deswal, and • R S Gupta, “Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET),” *Appl. Phys. A*, 2016, doi: 10.1007/s00339-016-0583-9.