1 Moore, G. E. Cramming More Components Onto Integrated Circuits. Proceedings of the IEEE 86, 82-85 (1998).
2 Chau, R., Doyle, B., Datta, S., Kavalieros, J. & Zhang, K. Integrated nanoelectronics for the future. Nat. Mater. 6, 810-812 (2007).
3 Lundstrom, M. Moore's Law Forever? Science 299, 210 (2003).
4 Cavin, R. K., Lugli, P. & Zhirnov, V. V. Science and Engineering Beyond Moore's Law. Proceedings of the IEEE 100, 1720-1749 (2012).
5 Novoselov, K. S. et al. Electric Field Effect in Atomically Thin Carbon Films. Science 306, 666 (2004).
6 Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS2 transistors. Nat. Nanotechnol. 6, 147-150 (2011).
7 Watanabe, K., Taniguchi, T. & Kanda, H. Direct-bandgap properties and evidence for ultraviolet lasing of hexagonal boron nitride single crystal. Nat. Mater. 3, 404-409 (2004).
8 Marsden, A. J. et al. Electrical percolation in graphene–polymer composites. 2D Materials 5, 032003 (2018).
9 Lee, S., Sohn, J., Jiang, Z., Chen, H.-Y. & Philip Wong, H. S. Metal oxide-resistive memory using graphene-edge electrodes. Nat. Commun. 6, 8407 (2015).
10 Sohn, J., Lee, S., Jiang, Z., Chen, H. & Wong, H. P. Atomically thin graphene plane electrode for 3D RRAM. In: 2014 IEEE International Electron Devices Meeting. 5.3.1-5.3.4 (IEEE, 2014).
11 Wickramaratne, D., Zahid, F. & Lake, R. K. Electronic and thermoelectric properties of few-layer transition metal dichalcogenides. The Journal of Chemical Physics 140, 124710 (2014).
12 Yoon, Y., Ganapathi, K. & Salahuddin, S. How Good Can Monolayer MoS2 Transistors Be? Nano Lett. 11, 3768-3773 (2011).
13 Dunlap, W. C. & Watters, R. L. Direct Measurement of the Dielectric Constants of Silicon and Germanium. Physical Review 92, 1396-1397 (1953).
14 Xie, L. et al. Graphene-Contacted Ultrashort Channel Monolayer MoS2 Transistors. Adv. Mater. 29, 1702522 (2017).
15 Akinwande, D. et al. Graphene and two-dimensional materials for silicon technology. Nature 573, 507-518 (2019).
16 Liu, C. et al. Two-dimensional materials for next-generation computing technologies. Nat. Nanotechnol. 15, 545-557 (2020).
17 Yu, Z. et al. Realization of Room-Temperature Phonon-Limited Carrier Transport in Monolayer MoS2 by Dielectric and Carrier Screening. Adv. Mater. 28, 547-552 (2016).
18 Tseng, A. A., Kuan, C., Chen, C. D. & Ma, K. J. Electron beam lithography in nanoscale fabrication: recent development. IEEE Transactions on Electronics Packaging Manufacturing 26, 141-149 (2003).
19 Desai, S. B. et al. MoS2 transistors with 1-nanometer gate lengths. Science 354, 99 (2016).
20 Suzuki, K., Tanaka, T., Tosaka, Y., Horie, H. & Arimoto, Y. Scaling theory for double-gate SOI MOSFET's. IEEE Trans. Electron Devices 40, 2326-2329 (1993).
21 Xuejue, H. et al. Sub 50-nm FinFET: PMOS. In: International Electron Devices Meeting 1999. Technical Digest. 67-70 (IEEE, 1999).
22 Yang-Kyu, C. et al. Sub-20 nm CMOS FinFET technologies. In: International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224). 19.11.11-19.11.14 (IEEE, 2001).
23 Bin, Y. et al. FinFET scaling to 10 nm gate length. In: Digest. International Electron Devices Meeting. 251-254 (IEEE, 2002).
24 Fu-Liang, Y. et al. 5nm-gate nanowire FinFET. In: Digest of Technical Papers. 2004 Symposium on VLSI Technology,. 196-197 (IEEE, 2004).
25 Lee, H. et al. Sub-5nm All-Around Gate FinFET for Ultimate Scaling. In: 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers. 58-59 (IEEE, 2006).
26 Yeo, K. H. et al. Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires. In: 2006 International Electron Devices Meeting. 1-4 (IEEE, 2006).
27 Mertens, H. et al. Vertically stacked gate-all-around Si nanowire transistors: Key Process Optimizations and Ring Oscillator Demonstration. In: 2017 IEEE International Electron Devices Meeting (IEDM). 37.34.31-37.34.34 (IEEE, 2017).
28 Franklin, A. D. et al. Sub-10 nm Carbon Nanotube Transistor. Nano Lett. 12, 758-762 (2012).
29 Cao, Q., Tersoff, J., Farmer, D. B., Zhu, Y. & Han, S.-J. Carbon nanotube transistors scaled to a 40-nanometer footprint. Science 356, 1369 (2017).
30 Qiu, C. et al. Scaling carbon nanotube complementary transistors to 5-nm gate lengths. Science 355, 271 (2017).
31 English, C. D., Smithe, K. K. H., Xu, R. L. & Pop, E. Approaching ballistic transport in monolayer MoS2 transistors with self-aligned 10 nm top gates. In: 2016 IEEE International Electron Devices Meeting (IEDM). 5.6.1-5.6.4 (IEEE, 2016).
32 Jiang, J. et al. Ultrashort Vertical-Channel van der Waals Semiconductor Transistors. Advanced Science 7, 1902964 (2020).
33 Zou, X., Liu, L., Xu, J., Wang, H. & Tang, W.-M. Few-Layered MoS2 Field-Effect Transistors with a Vertical Channel of Sub-10 nm. ACS Appl. Mater. Interfaces 12, 32943-32950 (2020).