N. Planes et al., “28nm FDSOI technology platform for high-speed low-voltage digital applications,” in Digest of Technical Papers - Symposium on VLSI Technology, 2012, pp. 133–134.
 M. Saremi, B. Ebrahimi, and A. Afzali-Kusha, “Ground plane SOI MOSFET based SRAM with consideration of process variation,” in 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010, 2010.
 R. Molaei Imen Abadi and M. Saremi, “A Resonant Tunneling Nanowire Field Effect Transistor with Physical Contractions: A Negative Differential Resistance Device for Low Power Very Large Scale Integration Applications,” J. Electron. Mater., vol. 47, no. 2, pp. 1091–1098, 2018.
 R. M. Imenabadi, M. Saremi, and W. G. Vandenberghe, “A Novel PNPN-Like Z-Shaped Tunnel Field- Effect Transistor with Improved Ambipolar Behavior and RF Performance,” IEEE Trans. Electron Devices, vol. 64, no. 11, pp. 4752–4758, 2017.
 M. Saremi, A. Afzali-Kusha, and S. Mohammadi, “Ground plane fin-shaped field effect transistor (GP-FinFET): A FinFET for low leakage power circuits,” Microelectron. Eng., vol. 95, pp. 74–82, 2012.
 J. P. Colinge et al., “Nanowire transistors without junctions,” Nat. Nanotechnol., vol. 5, no. 3, pp. 225–229, 2010.
 D. Il Moon, S. J. Choi, J. P. Duarte, and Y. K. Choi, “Investigation of silicon nanowire gate-all-around junctionless transistors built on a bulk substrate,” IEEE Trans. Electron Devices, vol. 60, no. 4, pp. 1355–1360, 2013.
 S. Sahay and M. J. Kumar, “Nanotube Junctionless FET: Proposal, Design, and Investigation,” IEEE Trans. Electron Devices, vol. 64, no. 4, pp. 1851–1856, 2017.
 S. Gundapaneni, S. Ganguly, and A. Kottantharayil, “Bulk planar junctionless transistor (BPJLT): An attractive device alternative for scaling,” IEEE Electron Device Lett., vol. 32, no. 3, pp. 261–263, 2011.
 M. H. Han, C. Y. Chang, H. Bin Chen, J. J. Wu, Y. C. Cheng, and Y. C. Wu, “Performance comparison between bulk and SOI junctionless transistors,” IEEE Electron Device Lett., vol. 34, no. 2, pp. 169–171, 2013.
 S. Sahay and M. J. Kumar, “Realizing Efficient Volume Depletion in SOI Junctionless FETs,” IEEE J. Electron Devices Soc., vol. 4, no. 3, pp. 110–115, 2016.
 P. Mondal, B. Ghosh, and P. Bal, “Planar junctionless transistor with non-uniform channel doping,” Appl. Phys. Lett., vol. 102, no. 13, pp. 3–6, 2013.
 D. K. Singh, P. K. Kumar, and M. W. Akram, “Investigation of Planar and Double-Gate Junctionless Transistors with Non-Uniform Doping,” in 2018 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering, UPCON 2018, 2018.
 D. K. Singh, P. Mondal, and M. W. Akram, “Bulk multigate junctionless transistor (BMGJLT) with non-uniform doping profile: An attractive device for scaling,” in AIP Conference Proceedings, 2020, vol. 2276.
 M. Ehteshamuddin, S. A. Loan, and M. Rafat, “Planar Junctionless Silicon-on-Insulator Transistor with Buried Metal Layer,” IEEE Electron Device Lett., vol. 39, no. 6, pp. 799–802, 2018.
 J. Frei et al., “Body effect in tri- and pi-gate SOI MOSFETs,” IEEE Electron Device Lett., vol. 25, no. 12, pp. 813–815, 2004.
 T. Nagumo and T. Hiramoto, “Design guideline of multi-gate MOSFETs with substrate-bias control,” IEEE Trans. Electron Devices, vol. 53, no. 12, pp. 3025–3031, 2006.
 J. P. Noel et al., “Multi-VT UTBB FDSOI device architectures for low-power CMOS circuit,” IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2473–2482, 2011.
 Q. Liu et al., “Impact of back bias on ultra-thin body and BOX (UTBB) devices,” in Digest of Technical Papers - Symposium on VLSI Technology, 2011, pp. 160–161.
 L. Grenouillet et al., “UTBB FDSOI transistors with dual STI for a multi-V t strategy at 20nm node and below,” in Technical Digest - International Electron Devices Meeting, IEDM, 2012.
 T. Ohtou, T. Saraya, and T. Hiramoto, “Variable-body-factor SOI MOSFET with ultrathin buried oxide for adaptive threshold voltage and leakage control,” IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 40–47, 2008.
 F. Assaderaghi, D. Sinitsky, S. A. Parke, J. Bokor, and P. K. Ko, “Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI,” IEEE Trans. Electron Devices, vol. 44, no. 3, pp. 414–422, 1997.
 M. G. C. De Andrade, J. A. Martino, M. Aoulaiche, N. Collaert, E. Simoen, and C. Claeys, “Behavior of triple-gate Bulk FinFETs with and without DTMOS operation,” in Solid-State Electronics, 2012, vol. 71, pp. 63–68.
 M. P. V. Kumar, J. Y. Lin, K. H. Kao, and T. S. Chao, “Junctionless FETs with a Fin Body for Multi-VTH and Dynamic Threshold Operation,” IEEE Trans. Electron Devices, vol. 65, no. 8, pp. 3535–3542, 2018.
 R. J. E. Hueting, B. Rajasekharan, C. Salm, and J. Schmitz, “The charge plasma P-N diode,” IEEE Electron Device Lett., vol. 29, no. 12, pp. 1367–1369, 2008.
 K. Nadda and M. J. Kumar, “Vertical bipolar charge plasma transistor with buried metal layer,” Sci. Rep., vol. 5, 2015.
 S. Zhu, Y. Huang, G. Ru, X. Qu, and B. Li, “Buried Cobalt Silicide Layer under Thin Silicon Film Fabricated by Wafer Bonding and Hydrogen‐Induced Delamination Techniques,” J. Electrochem. Soc., vol. 146, no. 7, pp. 2712–2716, 1999.
 S. Zhu, G. Ru, and Y. Huang, “Fabrication of silicon-silicide-on-insulator substrates using wafer bonding and layer-cutting techniques,” 2001 6th Int. Conf. Solid-State Integr. Circuit Technol. ICSICT 2001 - Proc., vol. 1, no. 69876007, pp. 673–675, 2001.
 Sentaurus TM, “Device User Guide K-2015.06,” Manual, no. June, 2015.
 S. J. Choi, D. Il Moon, S. Kim, J. P. Duarte, and Y. K. Choi, “Sensitivity of threshold voltage to nanowire width variation in junctionless transistors,” IEEE Electron Device Lett., vol. 32, no. 2, pp. 125–127, 2011.
 D. K. Singh, P. Mondal, and M. W. Akram, “Investigation of statistical variability in non-uniformly doped bulk junctionless FinFET,” Mater. Sci. Semicond. Process., vol. 113, 2020.